Data Sheets

ByteBlaster II Parallel Port Download Cable Data Sheet
Stratix Programmable Logic Device Family Data Sheet

Application Notes

AN 132  Implementing Multiprotocol Label Switching with Altera PLDs
AN 161  Using the LogicLock Methodology in the Quartus II Design Software
AN 171  FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow
AN 200  Using PLLs in Stratix Devices
AN 201  Using Selectable I/O Standards in Stratix Devices
AN 202  Using High-Speed Differential I/O Interfaces in Stratix Devices
AN 203  Using TriMatrix Embedded Memory Blocks in Stratix & Stratix GX Devices
AN 204  Using ModelSim-Altera in a Quartus II Design Flow
AN 205  Understanding Altera Software Licensing
AN 206  Transitioning APEX Designs to Stratix Devices
AN 207  TriMatrix Memory Selection Using the Quartus II Software
AN 208  Configuring Stratix & Stratix GX Devices
AN 209  Using Terminator Technology in Stratix & Stratix GX Devices
AN 210  Converting Memory from Asynchronous to Synchronous for Stratix & Stratix GX Designs
AN 211  QDR SRAM Controller Reference Design for Stratix & Stratix GX Devices
AN 212  Implementing Double Data Rate I/O Signaling in Stratix & Stratix GX Devices
AN 214  Using the DSP Blocks in Stratix & Stratix GX Devices
AN 215  Implementing High-Performance DSP Functions in Stratix & Stratix GX Devices
AN 217  Using Remote System Configuration with Stratix & Stratix GX Devices
AN 218  Using Altera Enhanced Configuration Devices
AN 219  Implementing SFI-4 in Stratix Devices
AN 220  Implementing 10-Gigabit Ethernet Using Stratix Devices
AN 224  High-Speed Board Layout Guidelines
AN 225  LeonardoSpectrum & Quartus II Design Methodology
Stratix Contents

AN 226  Synplify & Quartus II Design Methodology
AN 229  Advanced Troubleshooting for Altera Software Licensing
AN 246  Using Soft Multipliers with Stratix & Stratix GX Devices
AN 280  Design Verification Using the SignalTap II Embedded Logic Analyzer
AN 282  Implementing PLL Reconfiguration in Stratix & Stratix GX Devices
AN 283  Simulating Altera Devices with IBIS Models

Brochures

Stratix Device Brochure

General Information

About this CD-ROM
How to Contact Altera
Legal Notice
Ordering Information
PLL & Timing Glossary

Selector Guides

Component Selector Guide

White Papers

The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices White Paper
The Truth About Die Size: Comparing Stratix & Virtex-II Pro FPGAs
Using Parity to Detect Memory Errors White Paper
Using PLDs for High-Performance DSP Applications White Paper