This section provides documentation on design considerations when utilizing Cyclone devices. In addition to these design considerations, refer to the Intellectual Property section of the Altera web site for a complete offering of IP cores for Cyclone devices.

This section contains the following chapters:

- Chapter 10. Implementing Double Data Rate I/O Signaling in Cyclone Devices
- Chapter 11. Using Cyclone Devices in Multiple-Voltage Systems
- Chapter 12. Designing with 1.5-V Devices

**Revision History**

The table below shows the revision history for Chapter 10 and 11.

<table>
<thead>
<tr>
<th>Chapter(s)</th>
<th>Date / Version</th>
<th>Changes Made</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>May 2003 v1.0</td>
<td>Added document to Cyclone Device Handbook.</td>
</tr>
<tr>
<td>12</td>
<td>July 2003 v1.0</td>
<td>Minor updates.</td>
</tr>
<tr>
<td></td>
<td>May 2003 v1.0</td>
<td>Added document to Cyclone Device Handbook.</td>
</tr>
</tbody>
</table>
Double data rate (DDR) transmission is used in many applications where fast data transmission is needed, such as memory access and first-in first-out (FIFO) memory structures. DDR uses both edges of a clock to transmit data, which facilitates data transmission at twice the rate of a single data rate (SDR) architecture using the same clock speed. This method also reduces the number of I/O pins required to transmit data.

This application note shows implementations of a double data rate I/O interface using Cyclone™ devices. Cyclone devices support DDR input, DDR output, and bidirectional DDR signaling.

For more information on using Cyclone devices in applications with DDR SDRAM and FCRAM memory devices, see “DDR Memory Support” on page 10–4.

The DDR input implementation shown in Figure 10–1 uses four internal logic element (LE) registers located in the logic array block (LAB) adjacent to the DDR input pin. The DDR data is fed to the first two of four registers. One register captures the DDR data present during the rising edge of the clock. The second register captures the DDR data present during the falling edge of the clock.
The third and fourth registers synchronize the two data streams to the rising edge of the clock. Figure 10–2 shows examples of functional waveforms from a double data rate input implementation.

**Figure 10–2. Double Data Rate Input Functional Waveforms**

---

**Double Data Rate Output**

Figure 10–3 shows a schematic representation of double data rate output implemented in a Cyclone device. The DDR output logic is implemented using LEs in the LAB adjacent to the output pin. Two registers are used to synchronize two serial data streams. The registered outputs are then multiplexed by the common clock to drive the DDR output pin at two times the data rate.

**Figure 10–3. Double Data Rate Output Implementation**

---

While the clock signal is logic-high, the output from \( \text{reg}_h \) is driven onto the DDR output pin. While the clock signal is logic-low, the output from \( \text{reg}_l \) is driven onto the DDR output pin. The DDR output pin can be any available user I/O pin.

Figure 10–4 shows examples of functional waveforms from a double data rate output implementation.
Bidirectional Double Data Rate

Figure 10–5 shows a bidirectional DDR interface, constructed using the DDR input and DDR output examples described in the previous two sections. As with the DDR input and DDR output examples, the bidirectional DDR pin can be any available user I/O pin, and the registers used to implement DDR bidirectional logic are LEs in the LAB adjacent to that pin. The tri-state buffer (TRI) controls when the device drives data onto the bidirectional DDR pin.
Figure 10–6 shows example waveforms from a bidirectional double data rate implementation.

Figure 10–6. Double Data Rate Bidirectional Waveforms

**DDR Memory Support**

The Cyclone device family supports both DDR SDRAM and FCRAM memory interfaces up to 133 MHz.

For more information on extended DDR memory support in Cyclone devices, see Section I, Cyclone FPGA Family Data Sheet.

**Conclusion**

Utilizing both the rising and falling edges of a clock signal, double data rate transmission is a popular strategy for increasing the speed of data transmission while reducing the required number of I/O pins. Cyclone devices can be used to implement this strategy for use in applications such as FIFO structures, SDRAM/FCRAM interfaces, as well as other time-sensitive memory access and data-transmission situations.
11. Using Cyclone Devices in Multiple-Voltage Systems

Introduction

To meet the demand for higher system speed in data communications, semiconductor vendors use increasingly advanced processing technologies requiring lower operating voltages. As a result, printed circuit boards (PCBs) often incorporate devices conforming to one of several voltage level I/O standards, such as 3.3-V, 2.5-V, 1.8-V and 1.5-V. A mixture of components with various voltage level I/O standards on a single PCB is inevitable.

In order to accommodate this mixture of devices on a single PCB, a device that can act as a bridge or interface between these devices is needed. The Cyclone™ device family’s MultiVolt™ I/O operation capability meets the increasing demand for compatibility with devices of different voltages. MultiVolt I/O operation separates the power supply voltage from the output voltage, enabling Cyclone devices to interoperate with other devices using different voltage levels on the same PCB.

In addition to MultiVolt I/O operation, this application note discusses several other features that allow you to use Cyclone devices in multiple-voltage systems without damaging the device or the system, including:

- Hot-Socketing—add and remove Cyclone devices to and from a powered-up system without affecting the device or system operation
- Power-Up Sequence flexibility—Cyclone devices can accommodate any possible power-up sequence
- Power-On Reset—Cyclone devices maintain a reset state until voltage is within operating range

I/O Standards

The I/O buffer of a Cyclone device is programmable and supports a wide range of I/O voltage standards. Each I/O bank in a Cyclone device can be programmed to comply with a different I/O standard. All I/O banks can be configured with the following I/O standards:

- 3.3-V LVTTL/LVCLOS
- 2.5-V LVTTL/LVCLOS
- 1.8-V LVTTL/LVCLOS
- 1.5-V LVCLOS
- LVDS
- SSTL-2 Class I and II
- SSTL-3 Class I and II
I/O banks 1 and 3 also include 3.3-V PCI I/O standard interface capability. See Figure 11–1.

**Figure 11–1. I/O Standards Supported by Cyclone Devices**

- **I/O Bank 1** also supports the 3.3-V PCI I/O Standard
- **I/O Bank 2**
- **I/O Bank 3** also supports the 3.3-V PCI I/O Standard
- **I/O Bank 4**

**Notes to Figure 11–1**

1. Figure 1 is a top view of the silicon die.
2. Figure 1 is a graphical representation only. Refer to the pin list and the Quartus® II software for exact pin locations.
3. The EP1C3 device in the 100-pin thin quad flat pack (TQFP) package does not have support for a PLL LVDS input or an external clock output.

**MultiVolt I/O Operation**

Cyclone devices include MultiVolt I/O operation capability, allowing the core and I/O blocks of the device to be powered-up with separate supply voltages. The VCCINT pins supply power to the device core and the VCCIO pins supply power to the device’s I/O buffers.
Supply all device VCCIO pins that have MultiVolt I/O capability at the same voltage level (e.g., 3.3-V, 2.5-V, 1.8-V, or 1.5-V). See Figure 11–2.

A Cyclone device may not correctly interoperate with a 5.0-V device if the output of the Cyclone device is connected directly to the input of the 5.0-V device. If $V_{OUT}$ of the Cyclone device is greater than $V_{CCIO}$, the PMOS pull-up transistor still conducts if the pin is driving high, preventing an external pull-up resistor from pulling the signal to 5.0-V.

A Cyclone device can drive a 5.0-V LVTTL device by connecting the VCCIO pins of the Cyclone device to 3.3 V. This is because the output high voltage ($V_{OH}$) of a 3.3-V interface meets the minimum high-level voltage of 2.4-V of a 5.0-V LVTTL device. (A Cyclone device cannot drive a 5.0-V LVCMOS device.)

Because the Cyclone devices are 3.3-V, 32-bit, 66 MHz PCI compliant the input circuitry accepts a maximum high-level input voltage ($V_{IH}$) of 4.1-V. To drive a Cyclone device with a 5.0-V device, you must connect a resistor ($R_2$) between the Cyclone device and the 5.0-V device. See Figure 11–3.
If $V_{CCIO}$ is between 3.0-V and 3.6-V and the PCI clamping diode is enabled, the voltage at point B in Figure 11–3 is 4.3-V or less. To limit large current draw from the 5.0-V device, $R_2$ should be small enough for a fast signal rise time and large enough so that it does not violate the high-level output current ($I_{OH}$) specifications of the devices driving the trace. The PCI clamping diode in the Cyclone device can support 25mA of current.

To compute the required value of $R_2$, first calculate the model of the pull-up transistors on the 5.0-V device. This output resistor ($R_1$) can be modeled by dividing the 5.0-V device supply voltage ($V_{CC}$) by the $I_{OH}$: $R_1 = \frac{V_{CC}}{I_{OH}}$.

Figure 11–4 shows an example of typical output drive characteristics of a 5.0-V device.
As shown above, \( R_1 = \frac{5.0 \text{ V}}{135 \text{ mA}} \).

The values usually shown in data sheets reflect typical operating conditions. Subtract 20% from the data sheet value for guard band. This subtraction applied to the above example gives \( R_1 \) a value of 30 \( \Omega \).

\( R_2 \) should be selected to not violate the driving device’s IOH specification. For example, if the above device has a maximum IOH of 8 mA, given the PCI clamping diode, \( V_{\text{IN}} = V_{\text{CCIO}} + 0.7 \text{ V} = 3.7 \text{ V} \). Given that the maximum supply load of a 5.0-V device (\( V_{\text{CC}} \)) will be 5.25-V, the value of \( R_2 \) can be calculated as follows:

\[
R_2 = \frac{(5.25 \text{ V} - 3.7 \text{ V}) - (8 \text{ mA} \times 30 \Omega)}{8 \text{ mA}} = 164 \Omega
\]

This analysis assumes worst-case conditions. If your system will not see a wide variation in voltage-supply levels, you can adjust these calculations accordingly.

Because 5.0-V device tolerance in Cyclone devices requires use of the PCI clamp, and this clamp is activated during configuration, 5.0-V signals may not be driven into the device until it is configured.
Hot-Socketing

Hot-socketing, also known as hot-swapping, refers to inserting or removing a board or device into or out of a system board while system power is on. For a system to support hot-socketing, plug-in or removal of the subsystem or device must not damage the system or interrupt system operation.

All devices in the Cyclone family are designed to support hot-socketing without special design requirements. The following features have been implemented in Cyclone devices to facilitate hot-socketing:

- Devices can be driven before power-up with no damage to the device.
- I/O pins remain tri-stated during power-up.
- Signal pins do not drive the $V_{CCIO}$ or $V_{CCINT}$ power supplies.

Because 5.0-V tolerance in Cyclone devices require the use of the PCI clamping diode, and the clamping diode is only available after configuration has finished, be careful not to connect 5.0-V signals to the device.

Devices Can Be Driven before Power-Up

The device I/O pins, dedicated input pins, and dedicated clock pins of Cyclone devices can be driven before or during power-up without damaging the devices.

I/O Pins Remain Tri-Stated during Power-Up

A device that does not support hot-socketing may interrupt system operation or cause contention by driving out before or during power-up. For Cyclone devices, I/O pins are tri-stated before and during power-up and configuration, and will not drive out.

Signal Pins Do Not Drive the $V_{CCIO}$ or $V_{CCINT}$ Power Supplies

A device that does not support hot-socketing will short power supplies together when powered-up through its signal pins. This irregular power-up can damage both the driving and driven devices and can disrupt card power-up.

In Cyclone devices, there is no current path from I/O pins, dedicated input pins, or dedicated clock pins to the $V_{CCIO}$ or $V_{CCINT}$ pins before or during power-up. A Cyclone device may be inserted into (or removed from) a powered-up system board without damaging or interfering with system-board operation. When hot-socketing, Cyclone devices have a minimal effect on the signal integrity of the backplane.
The maximum DC current when hot-socketing Cyclone devices is less than 300 µA, whereas the maximum AC current during hot-socketing is less than 8 mA for a period of 10 ns or less.

During hot-socketing, the signal pins of a device may be connected and driven by the active system before the power supply can provide current to the device $V_{CC}$ and ground planes. Known as latch-up, this condition can cause parasitic diodes to turn on within the device, causing the device to consume a large amount of current, and possibly causing electrical damage. This operation can also cause parasitic diodes to turn on inside of the driven device. Cyclone devices are immune to latch-up when hot-socketing.

**Power-Up Sequence**

Because Cyclone devices can be used in a multi-voltage environment, they are designed to tolerate any possible power-up sequence. Either $V_{CCINT}$ or $V_{CCIO}$ can initially supply power to the device, and 3.3-V, 2.5-V, 1.8-V, or 1.5-V input signals can drive the devices without special precautions before $V_{CCINT}$ or $V_{CCIO}$ is applied. Cyclone devices can operate with a $V_{CCIO}$ voltage level that is higher than the $V_{CCINT}$ level. You can also change the $V_{CCIO}$ supply voltage while the board is powered-up. However, you must ensure that the $V_{CCINT}$ and $V_{CCIO}$ power supplies stay within the correct device operating conditions.

When $V_{CCIO}$ and $V_{CCINT}$ are supplied from different power sources to a Cyclone device, a delay between $V_{CCIO}$ and $V_{CCINT}$ may occur. Normal operation does not occur until both power supplies are in their recommended operating range. When $V_{CCINT}$ is powered-up, the IEEE Std. 1149.1 Joint Test Action Group (JTAG) circuitry is active. If $TMS$ and $TCK$ are connected to $V_{CCIO}$ and $V_{CCIO}$ is not powered-up, the JTAG signals are left floating. Thus, any transition on $TCK$ can cause the state machine to transition to an unknown JTAG state, leading to incorrect operation when $V_{CCIO}$ is finally powered-up. To disable the JTAG state during the power-up sequence, $TCK$ should be pulled low to ensure that an inadvertent rising edge does not occur on $TCK$.

**Power-On Reset**

When designing a circuit, it is important to consider system state at power-up. Cyclone devices maintain a reset state during power-up. When power is applied to a Cyclone device, a power-on-reset event occurs if $V_{CC}$ reaches the recommended operating range within a certain period of time (specified as a maximum $V_{CC}$ rise time). A POR event does not occur if these conditions are not met because slower rise times can cause incorrect device initialization and functional failure.
If \( V_{CCINT} \) does not remain in the specified operating range, operation is not assured until \( V_{CCINT} \) re-enters the range.

**Conclusion**

PCBs often contain a mix of 5.0-V, 3.3-V, 2.5-V, 1.8-V, and 1.5-V devices. The Cyclone device family’s MultiVolt I/O operation capability allows you to incorporate newer-generation devices with devices of varying voltage levels. This capability also enables the device core to run at its core voltage, \( V_{CCINT} \), while maintaining I/O pin compatibility with other logic levels. Altera has taken further steps to make system design easier by designing devices that allow \( V_{CCINT} \) and \( V_{CCIO} \) to power-up in any sequence and by incorporating support for hot-socketing.
12. Designing with 1.5-V Devices

Introduction
The Cyclone™ FPGA family provides the best solution for high-volume, cost-sensitive applications. Stratix™ and Cyclone devices are fabricated on a leading-edge 1.5-V, 0.13-µm, all-layer copper SRAM process.

Using a 1.5-V operating voltage provides the following advantages:
- Lower power consumption compared to 2.5-V or 3.3-V devices.
- Lower operating temperature.
- Less need for fans and other temperature-control elements.

Since many existing designs are based on 5.0-V, 3.3-V and 2.5-V power supplies, a voltage regulator may be required to lower the voltage supply level to 1.5-V. This document provides guidelines for designing with Stratix and Cyclone devices in mixed-voltage and single-voltage systems and provides examples using voltage regulators. This document also includes information on:
- Power Sequencing & Hot Socketing
- Using MultiVolt I/O Pins
- Voltage Regulators
- 1.5-V Regulator Application Examples
- Board Layout
- Power Sequencing & Hot Socketing

Power Sequencing & Hot Socketing
Because 1.5-V Cyclone FPGAs can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the \( V_{CCIO} \) and \( V_{CCINT} \) power supplies may be powered in any order.

You can drive signals into Cyclone FPGAs before and during power up without damaging the device. In addition, Cyclone FPGAs do not drive out during power up since they are tri-stated during power up. Once the device reaches operating conditions and is configured, Cyclone FPGAs operate as specified by the user.

See the Stratix FPGA Family Data Sheet and the Cyclone FPGA Family Data Sheet for more information.
Using MultiVolt I/O Pins

Cyclone FPGAs require a 1.5-V $V_{CCINT}$ and a 3.3-V, 2.5-V, 1.8-V, or 1.5-V I/O supply voltage level ($V_{CCIO}$). All pins, including dedicated inputs, clock, I/O, and JTAG pins, are 3.3-V tolerant before and after $V_{CCINT}$ and $V_{CCIO}$ are powered.

When $V_{CCIO}$ is connected to 1.5-V, the output is compatible with 1.5-V logic levels. The output pins can be made 1.8-V, 2.5-V, or 3.3-V compatible by using open-drain outputs pulled up with external resistors. You can use external resistors to pull open-drain outputs up with a 1.8-V, 2.5-V, or 3.3-V $V_{CCIO}$. Table 12–1 summarizes Cyclone MultiVolt I/O support.

<table>
<thead>
<tr>
<th>$V_{CCIO}$ (V)</th>
<th>Input Signal</th>
<th>Output Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1.5-V</td>
<td>1.8-V</td>
</tr>
<tr>
<td>1.5-V</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>1.8-V</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>2.5-V</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>3.3-V</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Notes to Table 12–1:

1. The PCI clamping diode must be disabled to drive an input with voltages higher than $V_{CCIO}$.
2. When $V_{CCIO} = 1.5$-V and a 2.5-V or 3.3-V input signal feeds an input pin, higher pin leakage current is expected.
3. When $V_{CCIO} = 1.8$-V, a Cyclone device can drive a 1.5-V device with 1.8-V tolerant inputs.
4. When $V_{CCIO} = 3.3$-V and a 2.5-V input signal feeds an input pin, the $V_{CCIO}$ supply current will be slightly larger than expected.
5. When $V_{CCIO} = 2.5$-V, a Cyclone device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.
6. Cyclone devices can be 5.0-V tolerant with the use of an external resistor and the internal PCI clamp diode.
7. When $V_{CCIO} = 3.3$-V, a Cyclone device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.
8. When $V_{CCIO} = 3.3$-V, a Cyclone device can drive a device with 5.0-V LVTTL inputs but not 5.0-V LVCMOS inputs.

Figure 12–1 shows how Cyclone FPGAs interface with 3.3–V and 2.5-V devices while operating with a 1.5-V $V_{CCINT}$ to increase performance and save power.
This section explains how to generate a 1.5-V supply from another system supply. Supplying power to the 1.5-V logic array and/or I/O pins requires a 5.0-V- or 3.3-V-to-1.5-V voltage regulator. A linear regulator is ideal for low-power applications because it minimizes device count and has acceptable efficiency for most applications. A switching voltage regulator provides optimal efficiency. Switching regulators are ideal for high-power applications because of their high efficiency.

This section will help you decide which regulator to use in your system, and how to implement the regulator in your design. There are several companies that provide voltage regulators for low-voltage devices, such as Linear Technology Corporation, Maxim Integrated Products, Intersil Corporation (Elantec), and National Semiconductor Corporation.

Table 12-2 shows the terminology and specifications commonly encountered with voltage regulators. Symbols are shown in parentheses. If the symbols are different for linear and switching regulators, the linear regulator symbol is listed first.

<table>
<thead>
<tr>
<th>Specification/Terminology</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V IN , V CC</td>
<td>Minimum and maximum input voltages define the input voltage range, which is determined by the regulator process voltage capabilities.</td>
</tr>
<tr>
<td>V OUT</td>
<td>Line regulation is the variation of the output voltage (V OUT) with changes in the input voltage (V IN). Error amplifier gain, pass transistor gain, and output impedance all influence line regulation. Higher gain results in better regulation. Board layout and regulator pin-outs are also important because stray resistance can introduce errors.</td>
</tr>
</tbody>
</table>
Linear Voltage Regulators

Linear voltage regulators generate a regulated output from a larger input voltage using current pass elements in a linear mode. There are two types of linear regulators available: one using a series pass element and another using a shunt element (e.g., a zener diode). Altera recommends using series linear regulators because shunt regulators are less efficient.

### Table 12–2. Voltage Regulator Specifications & Terminology (Part 2 of 2)

<table>
<thead>
<tr>
<th>Specification/Terminology</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load regulation (load regulation, $V_{OUT}$)</td>
<td>Load regulation is a variation in the output voltage caused by changes in the input supply current. Linear Technology regulators are designed to minimize load regulation, which is affected by error amplifier gain, pass transistor gain, and output impedance.</td>
</tr>
<tr>
<td>Output voltage selection</td>
<td>Output voltage selection is adjustable by resistor voltage divider networks, connected to the error amplifier input, that control the output voltage. There are multiple output regulators that create 5.0-, 3.3-, 2.5-, 1.8- and 1.5-V supplies.</td>
</tr>
<tr>
<td>Quiescent current</td>
<td>Quiescent current is the supply current during no-load or quiescent state. This current is sometimes used as a general term for a supply current used by the regulator.</td>
</tr>
<tr>
<td>Dropout voltage</td>
<td>Dropout voltage is the difference between the input and output voltages when the input is low enough to cause the output to drop out of regulation. The dropout voltage should be as low as possible for better efficiency.</td>
</tr>
<tr>
<td>Current limiting</td>
<td>Voltage regulators are designed to limit the amount of output current in the event of a failing load. A short in the load causes the output current and voltage to decrease. This event cuts power dissipation in the regulator during a short circuit.</td>
</tr>
<tr>
<td>Thermal overload protection</td>
<td>This feature limits power dissipation if the regulator overheats. When a specified temperature is reached, the regulator turns off the output drive transistors, allowing the regulator to cool. Normal operation resumes once the regulator reaches a normal operating temperature.</td>
</tr>
<tr>
<td>Reverse current protection</td>
<td>If the input power supply fails, large output capacitors can cause a substantial reverse current to flow backward through the regulator, potentially causing damage. To prevent damage, protection diodes in the regulator create a path for the current to flow from $V_{OUT}$ to $V_{IN}$.</td>
</tr>
<tr>
<td>Stability</td>
<td>The dominant pole placed by the output capacitor influences stability. Voltage regulator vendors can assist you in output capacitor selection for regulator designs that differ from what is offered.</td>
</tr>
<tr>
<td>Minimum load requirements</td>
<td>A minimum load from the voltage divider network is required for good regulation, which also serves as the ground for the regulator’s current path.</td>
</tr>
<tr>
<td>Efficiency</td>
<td>Efficiency is the division of the output power by the input power. Each regulator model has a specific efficiency value. The higher the efficiency value, the better the regulator.</td>
</tr>
</tbody>
</table>
Series linear regulators use a series pass element (i.e., a bipolar transistor or MOSFET) controlled by a feedback error amplifier (see Figure 12–2) to regulate the output voltage by comparing the output to a reference voltage. The error amplifier drives the transistor further on or off continuously to control the flow of current needed to sustain a steady voltage level across the load.

Table 12–3 shows the advantages and disadvantages of linear regulators compared to switching regulators.

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Requires few supporting components</td>
<td>Less efficient (typically 60%)</td>
</tr>
<tr>
<td>Low cost</td>
<td>Higher power dissipation</td>
</tr>
<tr>
<td>Requires less board space</td>
<td>Larger heat sink requirements</td>
</tr>
<tr>
<td>Quick transient response</td>
<td></td>
</tr>
<tr>
<td>Better noise and drift characteristics</td>
<td></td>
</tr>
<tr>
<td>No electromagnetic interference (EMI) radiation from the switching components</td>
<td></td>
</tr>
<tr>
<td>Tighter regulation</td>
<td></td>
</tr>
</tbody>
</table>

You can minimize the difference between the input and output voltages to improve the efficiency of linear regulators. The dropout voltage is the minimum allowable difference between the regulator’s input and output voltage.
Linear regulators are available with fixed, variable, single, or multiple outputs. Multiple-output regulators can generate multiple outputs (e.g., 1.5- and 3.3-V outputs). If the board only has a 5.0-V power supply, you should use multiple-output regulators. The logic array requires a 1.5-V power supply, and a 3.3-V power supply is required to interface with 3.3- and 5.0-V devices. However, fixed-output regulators have fewer supporting components, reducing board space and cost. Figure 12–3 shows an example of a three-terminal, fixed-output linear regulator.

Figure 12–3. Three-Terminal, Fixed-Output Linear Regulator

![Figure 12–3](image)

Adjustable-output regulators contain a voltage divider network that controls the regulator’s output. Figure 12–4 shows how you can also use a three-terminal linear regulator in an adjustable-output configuration.

Figure 12–4. Adjustable-Output Linear Regulator

![Figure 12–4](image)

Switching Voltage Regulators

Step-down switching regulators can provide 3.3-V-to-1.5-V conversion with up to 95% efficiencies. This high efficiency comes from minimizing quiescent current, using a low-resistance power MOSFET switch, and, in higher-current applications, using a synchronous switch to reduce diode losses.
Switching regulators supply power by pulsing the output voltage and current to the load. Table 12–4 shows the advantages and disadvantages of switching regulators compared to linear regulators. For more information on switching regulators, see Application Note 35: Step Down Switching Regulators from Linear Technology.

<table>
<thead>
<tr>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highly efficient (typically &gt;80%)</td>
<td>Generates EMI</td>
</tr>
<tr>
<td>Reduced power dissipation</td>
<td>Complex to design</td>
</tr>
<tr>
<td>Smaller heat sink requirements</td>
<td>Requires 15 or more supporting</td>
</tr>
<tr>
<td>Wider input voltage range</td>
<td>components</td>
</tr>
<tr>
<td>High power density</td>
<td>Higher cost</td>
</tr>
<tr>
<td></td>
<td>Requires more board space</td>
</tr>
</tbody>
</table>

There are two types of switching regulators, asynchronous and synchronous. Asynchronous switching regulators have one field effect transistor (FET) and a diode to provide the current path while the FET is off (see Figure 12–5).

**Figure 12–5. Asynchronous Switching Regulator**

Synchronous switching regulators have a voltage- or current-controlled oscillator that controls the on and off time of the two MOSFET devices that supply the current to the circuit (see Figure 12–6).
Select an external MOSFET switching transistor (optional) based on the maximum output current that it can supply. Use a MOSFET with a low on-resistance and a voltage rating high enough to avoid avalanche breakdown. For gate-drive voltages less than 9-V, use a logic-level MOSFET. A logic-level MOSFET is only required for topologies with a controller IC and an external MOSFET.

**Selecting Voltage Regulators**

Your design requirements determine which voltage regulator you need. The key to selecting a voltage regulator is understanding the regulator parameters and how they relate to the design.

The following checklist can help you select the proper regulator for your design:

- Do you require a 3.3-V, 2.5-V, and 1.5-V output ($V_{OUT}$)?
- What precision is required on the regulated 1.5-V supplies (line and load regulation)?
- What supply voltages ($V_{IN}$ or $V_{CC}$) are available on the board?
- What voltage variance (input voltage range) is expected on $V_{IN}$ or $V_{CC}$?
- What is the maximum ICC ($I_{OUT}$) required by your Altera® device?
- What is the maximum current surge ($I_{OUT(MAX)}$) that the regulator will need to supply instantaneously?
Choose a Regulator Type

If required, select either a linear, asynchronous switching, or synchronous switching regulator based on your output current, regulator efficiency, cost, and board-space requirements. DC-to-DC converters have output current capabilities from 1 to 8 A. You can use a controller with an external MOSFET rated for higher current for higher-output-current applications.

Calculate the Maximum Input Current

Use the following equation to estimate the maximum input current based on the output power requirements at the maximum input voltage:

\[
I_{\text{IN,DC(MAX)}} = \frac{V_{\text{OUT}} \times I_{\text{OUT(MAX)}}}{\eta \times V_{\text{IN(MAX)}}}
\]

Where \( \eta \) is nominal efficiency: typically 90% for switching regulators, 60% for linear 2.5-V-to-1.5-V conversion, 45% for linear 3.3-V-to-1.5-V conversion, and 30% for linear 5.0-V-to-1.5-V conversion.

Once you identify the design requirements, select the voltage regulator that is best for your design. Tables 12–5 and 12–6 list a few Linear Technology and Elantec regulators available at the time this document was published. There may be more regulators to choose from depending on your design specification. Contact a regulator manufacturer for availability.

### Table 12–5. Linear Technology 1.5-V Output Voltage Regulators

<table>
<thead>
<tr>
<th>Voltage Regulator</th>
<th>Regulator Type</th>
<th>Total Number of Components</th>
<th>( V_{\text{IN}} ) (V)</th>
<th>( I_{\text{OUT}} ) (A)</th>
<th>Special Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT1573</td>
<td>Linear</td>
<td>10</td>
<td>2.5 or 3.3 (1)</td>
<td>6</td>
<td>–</td>
</tr>
<tr>
<td>LT1083</td>
<td>Linear</td>
<td>5</td>
<td>5.0</td>
<td>7.5</td>
<td>–</td>
</tr>
<tr>
<td>LT1084</td>
<td>Linear</td>
<td>5</td>
<td>5.0</td>
<td>5</td>
<td>–</td>
</tr>
<tr>
<td>LT1085</td>
<td>Linear</td>
<td>5</td>
<td>5.0</td>
<td>3</td>
<td>Inexpensive solution</td>
</tr>
<tr>
<td>LTC1649</td>
<td>Switching</td>
<td>22</td>
<td>3.3</td>
<td>15</td>
<td>Selectable output</td>
</tr>
<tr>
<td>LTC1775</td>
<td>Switching</td>
<td>17</td>
<td>5.0</td>
<td>5</td>
<td>–</td>
</tr>
</tbody>
</table>

**Note to Table 12–5:**
(1) A 3.3-V \( V_{\text{IN}} \) requires a 3.3-V supply to the regulator’s input and 2.5-V supply to bias the transistors.
Voltage Divider Network

Design a voltage divider network if you are using an adjustable output regulator. Follow the controller or converter IC’s instructions to adjust the output voltage.

1.5-V Regulator Circuits

This section contains the circuit diagrams for the voltage regulators discussed in this application note. You can use the voltage regulators in this section to generate a 1.5-V power supply. Refer to the voltage regulator data sheet to find detailed specifications. If you require further information that is not shown in the data sheet, contact the regulator’s vendor.

Figures 12–7 through 12–12 show the circuit diagrams of Linear Technology voltage regulators listed in Table 12–5.

The LT1573 linear voltage regulator converts 2.5-V to 1.5-V with an output current of 6A (see Figure 12–7).

<table>
<thead>
<tr>
<th>Voltage Regulator</th>
<th>Regulator Type</th>
<th>Total Number of Components</th>
<th>Vin (V)</th>
<th>Iout (A)</th>
<th>Special Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL7551C</td>
<td>Switching</td>
<td>11</td>
<td>5.0</td>
<td>1</td>
<td>–</td>
</tr>
<tr>
<td>EL7564CM</td>
<td>Switching</td>
<td>13</td>
<td>5.0</td>
<td>4</td>
<td>–</td>
</tr>
<tr>
<td>EL7556BC</td>
<td>Switching</td>
<td>21</td>
<td>5.0</td>
<td>6</td>
<td>–</td>
</tr>
<tr>
<td>EL7562CM</td>
<td>Switching</td>
<td>17</td>
<td>3.3 or 5.5</td>
<td>2</td>
<td>–</td>
</tr>
<tr>
<td>EL7563CM</td>
<td>Switching</td>
<td>19</td>
<td>3.3</td>
<td>4</td>
<td>–</td>
</tr>
</tbody>
</table>
Figure 12–7. LT1573: 2.5-V-to-1.5-V/6.0-A Linear Voltage Regulator

Notes to Figure 12–7:
(1) \(C_{\text{IN1}}\) and \(C_{\text{OUT}}\) are AVX 100-\(\mu\)F/10-V surface-mount tantalum capacitors.
(2) Use SHDN (active high) to shut down the regulator.
(3) \(C_{\text{TIME}}\) is a 0.5-\(\mu\)F capacitor for 100-ms time out at room temperature.
(4) \(C_{\text{IN2}}\) is an AVX 15-\(\mu\)F/10-V surface-mount tantalum capacitor.

Use adjustable 5.0- to 1.5-V regulators (shown in Figures 12–8 through 12–10) for 3.0- to 7.5-A low-cost, low-device-count, board-space-efficient solutions.

Figure 12–8. LT1083: 5.0-V-to-1.5-V/7.5-A Linear Voltage Regulator

Note to Figure 12–8:
(1) This capacitor is necessary to maintain the voltage level at the input regulator. There could be a voltage drop at the input if the voltage supply is too far away.
Figure 12–9. LT1084: 5.0-V-to-1.5-V/5.0-A Linear Voltage Regulator

![Diagram of LT1084 regulator circuit]

Note to Figure 12–9:
(1) This capacitor is necessary to maintain the voltage level at the input regulator. There could be a voltage drop at the input if the voltage supply is too far away.

Figure 12–10. LT1085: 5.0-V-to-1.5-V/3-A Linear Voltage Regulator

![Diagram of LT1085 regulator circuit]

Note to Figure 12–10:
(1) This capacitor is necessary to maintain the voltage level at the input regulator. There could be a voltage drop at the input if the voltage supply is too far away.
Figure 12–11 shows a high-efficiency switching regulator circuit diagram. A selectable resistor network controls the output voltage. The resistor values in Figure 12–11 are selected for 1.5-V output operation.

**Figure 12–11. LT1649: 3.3-V-to-1.5-V/15-A Asynchronous Switching Regulator**

**Notes to Figure 12–11:**
1. MBR0530 is a Motorola device.
2. IRF7801 is an International Rectifier device.
3. Refer to the Panasonic 12TS-1R2HL device.
Figure 12–12 shows synchronous switching regulator with adjustable outputs.

**Figure 12–12. LTC1775: 5.0-V-to-1.5-V/5-A Synchronous Switching Regulator**

Notes to Figure 12–12:
(1) This is a KEMETT495X156M035AS capacitor.
(2) This is a Sumida CDRH127-6R1 inductor.
(3) This is a KEMETT510X687K004AS capacitor.
Figures 12–13 through 12–17 show the circuit diagrams of Elantec voltage regulators listed in Table 12–6.

Figures 12–13 through 12–15 show the switching regulator that converts 5.0-V to 1.5-V with different output current.

**Figure 12–13. EL7551C: 5.0-V-to-1.5-V/1-A Synchronous Switching Regulator**
Figure 12–14. EL7564CM: 5.0-V-to-1.5-V/4-A Synchronous Switching Regulator
Notes to Figures 12–13 – 12–15:
(1) These capacitors are ceramic capacitors.
(2) These capacitors are ceramic or tantalum capacitor.
(3) These are BAT54S fast diodes.
(4) D4 is only required for EL7556ACM.
(5) This is a Sprague 293D337X96R3 2X330µF capacitor.
(6) This is a Sprague 293D337X96R3 3X330µF capacitor.
Figures 12–16 and 12–17 show the switching regulator that converts 3.3 V to 1.5 V with different output currents.

**Figure 12–16. EL7562CM: 3.3-V to 1.5-V/2-A Synchronous Switching Regulator**

**Figure 12–17. EL7563CM: 3.3-V to 1.5-V/4-A Synchronous Switching Regulator**
1.5-V Regulator Application Examples

The following sections show the process used to select a voltage regulator for three sample designs. The regulator selection is based on the amount of power that the Cyclone device consumes. There are 14 variables to consider when selecting a voltage regulator. The following variables apply to Cyclone device power consumption:

- $f_{\text{MAX}}$
- Output and bidirectional pins
- Average toggle rate for I/O pins ($\text{tog}_{\text{IO}}$)
- Average toggle rate for logic elements (LEs) ($\text{tog}_{\text{LC}}$)
- User-mode $I_{\text{CC}}$ consumption
- Maximum power-up $I_{\text{CCINT}}$ requirement
- Utilization
- $V_{\text{CCIO}}$ supply level
- $V_{\text{CCINT}}$ supply level

The following variables apply to the voltage regulator:

- Output voltage precision requirement
- Supply voltage on the board
- Voltage supply output current
- Variance of board supply
- Efficiency

Different designs have different power consumptions based on the variables listed. Once you calculate the Cyclone device’s power consumption, you must consider how much current the Cyclone device needs. You can use the Cyclone power calculator (available at www.altera.com) or the PowerGauge™ tool in the Quartus II software to determine the current needs. Also check the maximum power-up current requirement listed in the Power Consumption section of the Cyclone FPGA Family Data Sheet because the power-up current requirement may exceed the user-mode current consumption for a specific design.

Once you determine the minimum current the Cyclone device requires, you must select a voltage regulator that can generate the desired output current with the voltage and current supply that is available on the board using the variables listed in this section. An example is shown to illustrate the voltage regulator selection process.
Synchronous Switching Regulator Example

This example shows a worst-case scenario for power consumption where the design uses all the LEs and RAM. Table 12–7 shows the design requirements for 1.5-V design using a Cyclone EP1C12 FPGA.

<table>
<thead>
<tr>
<th>Design Requirement</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output voltage precision requirement</td>
<td>±5%</td>
</tr>
<tr>
<td>Supply voltages available on the board</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Voltage supply output current available for this section (I_{IN, DC(MAX)})</td>
<td>2 A</td>
</tr>
<tr>
<td>Variance of board supply (V_{IN})</td>
<td>±5%</td>
</tr>
<tr>
<td>f_{MAX}</td>
<td>150 MHz</td>
</tr>
<tr>
<td>Average log_{IO}</td>
<td>12.5%</td>
</tr>
<tr>
<td>Average log_{LC}</td>
<td>12.5%</td>
</tr>
<tr>
<td>Utilization</td>
<td>100%</td>
</tr>
<tr>
<td>Output and bidirectional pins</td>
<td>125</td>
</tr>
<tr>
<td>V_{CCIO} supply level</td>
<td>3.3 V</td>
</tr>
<tr>
<td>V_{CCINT} supply level</td>
<td>1.5 V</td>
</tr>
<tr>
<td>Efficiency</td>
<td>≥90%</td>
</tr>
</tbody>
</table>

Table 12–8 uses the checklist on page 12–8 to help select the appropriate voltage regulator.

<table>
<thead>
<tr>
<th>Output voltage requirements</th>
<th>V_{OUT} = 1.5 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltages</td>
<td>V_{IN} OR V_{CC} = 3.3 V</td>
</tr>
<tr>
<td>Supply variance from Linear Technology data sheet</td>
<td>Supply variance = ±5%</td>
</tr>
<tr>
<td>Estimated I_{CCINT}</td>
<td>I_{CCINT} = 620 mA</td>
</tr>
<tr>
<td>Use Cyclone Power Calculator</td>
<td></td>
</tr>
<tr>
<td>Estimated I_{CCIO}</td>
<td>I_{CCIO} = N/A</td>
</tr>
<tr>
<td>Use Cyclone Power Calculator (not applicable in this example because V_{CCIO} = 3.3 V)</td>
<td></td>
</tr>
<tr>
<td>Total user-mode current consumption</td>
<td>I_{CC} = I_{CCINT} + I_{CCIO}</td>
</tr>
<tr>
<td></td>
<td>I_{CC} = 620 mA</td>
</tr>
</tbody>
</table>
Board Layout

Laying out a printed circuit board (PCB) properly is extremely important in high-frequency (≥100 kHz) switching regulator designs. A poor PCB layout results in increased EMI and ground bounce, which affects the reliability of the voltage regulator by obscuring important voltage and current feedback signals. Altera recommends using Gerber files—pre-designed layout files—supplied by the regulator vendor for your board layout.

If you cannot use the supplied layout files, contact the voltage regulator vendor for help on re-designing the board to fit your design requirements while maintaining the proper functionality.

Altera recommends that you use separate layers for signals, the ground plane, and voltage supply planes. You can support separate layers by using multi-layer PCBs, assuming you are using two signal layers.

### Table 12–8. Voltage Regulator Selection Process for EP1C12F324C Design (Part 2 of 2)

<table>
<thead>
<tr>
<th>EP1C12 maximum power-up current requirement</th>
<th>( I_{PUC(\text{MAX})} = 900 , \text{mA} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum output current required</td>
<td>( I_{\text{OUT}(\text{MAX})} = 900 , \text{mA} )</td>
</tr>
<tr>
<td>Voltage regulator selection</td>
<td>( I_{\text{OUT}(\text{MAX})} = 900 , \text{mA} )</td>
</tr>
<tr>
<td>See Linear Technology LTC 1649 data sheet</td>
<td><strong>LTC1649</strong> ( I_{\text{OUT}(\text{MAX})} = 15 , \text{A} )</td>
</tr>
<tr>
<td>See Intersil (Elantec) EL7562C data sheet</td>
<td><strong>EL7562C</strong> ( I_{\text{OUT}(\text{MAX})} = 2 , \text{A} )</td>
</tr>
</tbody>
</table>

**LTC1649**

<table>
<thead>
<tr>
<th>Nominal efficiency ( (\eta) )</th>
<th>Nominal efficiency ( (\eta) ) = &gt; 90%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line and load regulation</td>
<td>( \text{Line and Load Regulation} = 0.478% &lt; 5% )</td>
</tr>
<tr>
<td>Minimum input voltage ( (V_{INMIN}) )</td>
<td>( (V_{INMIN}) = 3.135 , \text{V} )</td>
</tr>
<tr>
<td>( (V_{INMIN}) = V_{IN}(1 - \Delta V_{IN}) = 3.3V(1 - 0.05) )</td>
<td>( (V_{INMIN}) = 3.3V(1 - 0.05) )</td>
</tr>
<tr>
<td>Maximum input current ( I_{IN,DC(\text{MAX})} )</td>
<td>( I_{IN,DC(\text{MAX})} = 478 , \text{mA} &lt; 2 , \text{A} )</td>
</tr>
<tr>
<td>( I_{IN,DC(\text{MAX})} = (V_{OUT} \times I_{OUT(\text{MAX})})/(\eta \times V_{INMIN}) )</td>
<td>( I_{IN,DC(\text{MAX})} = (V_{OUT} \times I_{OUT(\text{MAX})})/(\eta \times V_{INMIN}) )</td>
</tr>
</tbody>
</table>

**EL7562C**

<table>
<thead>
<tr>
<th>Nominal efficiency ( (\eta) )</th>
<th>Nominal efficiency ( (\eta) ) = &gt; 95%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line and load regulation</td>
<td>( \text{Line and Load Regulation} = 0.5% &lt; 5% )</td>
</tr>
<tr>
<td>Minimum input voltage ( (V_{INMIN}) )</td>
<td>( (V_{INMIN}) = 3.135 , \text{V} )</td>
</tr>
<tr>
<td>( (V_{INMIN}) = V_{IN}(1 - \Delta V_{IN}) = 3.3V(1 - 0.05) )</td>
<td>( (V_{INMIN}) = 3.135 , \text{V} )</td>
</tr>
<tr>
<td>Maximum input current ( I_{IN,DC(\text{MAX})} )</td>
<td>( I_{IN,DC(\text{MAX})} = 453 , \text{mA} &lt; 2 , \text{A} )</td>
</tr>
<tr>
<td>( I_{IN,DC(\text{MAX})} = (V_{OUT} \times I_{OUT(\text{MAX})})/(\eta \times V_{INMIN}) )</td>
<td>( I_{IN,DC(\text{MAX})} = (V_{OUT} \times I_{OUT(\text{MAX})})/(\eta \times V_{INMIN}) )</td>
</tr>
</tbody>
</table>
Figure 12–18 shows how to use regulators to generate 1.5-V and 2.5-V power supplies if the system needs two power supply systems. One regulator is used for each power supply.

Figure 12–18. Two Regulator Solution for Systems that Require 5.0-V, 2.5-V & 1.5-V Supply Levels

Figure 12–19 shows how to use a single regulator to generate two different power supplies (1.5-V and 2.5-V). The use of a single regulator to generate 1.5-V and 2.5-V supplies from the 5.0-V power supply can minimize the board size and thus save cost.

Figure 12–19. Single Regulator Solution for Systems that Require 5.0-V, 2.5-V & 1.5-V Supply Levels
Split-Plane Method

The split-plane design method reduces the number of planes required by placing two power supply planes in one plane (see Figure 12–20). For example, the layout for this method can be structured as follows:

- One 2.5-V plane, covering the entire board
- One plane split between 5.0-V and 1.5-V

This technique assumes that the majority of devices are 2.5-V. To support MultiVolt I/O, Altera devices must have access to 1.5-V and 2.5-V planes.

Figure 12–20. Split Board Layout for 2.5-V Systems With 5.0-V & 1.5-V Devices

With the proliferation of multiple voltage levels in systems, it is important to design a voltage system that can support a low-power device like Cyclone devices. Designers must consider key elements of the PCB, such as power supplies, regulators, power consumption, and board layout when successfully designing a system that incorporates the low-voltage Cyclone family of devices.
References


