

Table of Contents

Minimalist Proof Assistants: Interactions of Technology an Methodology in Formal System Level Verification <i>Kenneth L. McMillan</i>	1
Reducing Manual Abstraction in Formal Verification of Out-of-Order Execution <i>Robert B. Jones, Jens U. Skakkebak, and David L. Dill</i>	2
Bit-Level Abstraction in the Verification of Pipelined Microprocessors by Correspondence Checking <i>Miroslav N. Velev and Randal E. Bryant</i>	18
Solving Bit-Vector Equations <i>M.Oliver Möller and Harald Rueß</i>	36
The Formal Design of 1M-Gate ASICs <i>Ásgeir Þór Eiríksson</i>	49
Design of Experiments for Evaluation of BDD Packages Using Controlled Circuit Mutations <i>Justin E. Harlow III and Franc Brglez</i>	64
A Tutorial on Stålmarck's Proof Procedure for Propositional Logic <i>Mary Sheeran and Gunnar Stålmarck</i>	82
Almana: A BDD Minimization Tool Integrating Heuristic and Rewriting Methods <i>Macha Nikolskaia, Antoine Rauzy, and David James Sherman</i>	100
Bisimulation Minimization in an Automata-Theoretic Verification Framework <i>Kathi Fisler and Moshe Y. Vardi</i>	115
Automatic Verification of Mixed-Level Logic Circuits <i>Keith Hanna</i>	133
A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk <i>S. Taşiran, S.P. Khatri, S. Yovine, R.K. Brayton, and A. Sangiovanni-Vincentelli</i>	149
Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints <i>Fen Jin, Henrik Hulgaard, and Eduard Cerny</i>	167
Using MTBDDs for Composition and Model Checking of Real-Time Systems <i>Jürgen Ruf and Thomas Kropf</i>	185
Formal Methods in CAD from an Industrial Perspective <i>Carl-Johan H. Seger</i>	203

A Methodology for Automatic Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool <i>Nazanin Mansouri and Ranga Vemuri</i>	204
Combined Formal Post- and Presynthesis Verification in High Level Synthesis <i>Thomas Lock, Michael Mendler, and Matthias Mutz</i>	222
Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem <i>Abdel Mokkedem, Ravi Hosabettu, and Ganesh Gopalakrishnan</i>	237
A Performance Study of BDD-Based Model Checking <i>Bwolen Yang, Randal E. Bryant, David R. O'Hallaron, Armin Biere, Olivier Coudert, Geert Janssen, Rajeev K. Ranjan, and Fabio Somenzi</i> ...	255
Symbolic Model Checking Visualization <i>Gila Kamhi, Limor Fix, and Ziv Binyamini</i>	290
Input Elimination and Abstraction in Model-Checking <i>Sela Mador-Haim and Limor Fix</i>	304
Symbolic Simulation of the JEM1 Microprocessor <i>David A. Greve</i>	321
Symbolic Simulation: An ACL2 Approach <i>J. Strother Moore</i>	334
Verification of Data-Insensitive Circuits: An In-Order-Retirement Case Study <i>Amir Pnueli and T. Arons</i>	351
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification <i>Sergey Berezin, Armin Biere, Edmund Clarke, and Yunshan Zhu</i>	369
Formally Verifying Data and Control with Weak Reachability Invariants <i>Jeffrey Su, David L. Dill, and Jens U. Skakkebaek</i>	387
Generalized Reversible Rules <i>C. Norris Ip</i>	403
An Assume-Guarantee Rule for Checking Simulation <i>Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani, and Serdar Tasiran</i>	421
Three Approaches to Hardware Verification: HOL, MDG, and VIS Compared <i>Sofiène Tahar, Paul Curzon, and Jianping Lu</i>	433
An Instruction Set Process Calculus <i>Shiu-Kai Chin and Jang Dae Kim</i>	451
Techniques for Implicit State Enumeration of EFSMs <i>James H. Kukula, Tom R. Shiple, and Adnan Aziz</i>	469
Model Checking on Product Structures <i>Klaus Schneider</i>	483

BDDNOW: A Parallel BDD Package <i>Kim Milvang-Jensen and Alan J. Hu</i>	501
Model-Checking VHDL with CV <i>David Déharbe, Subash Shankar, and Edmund M. Clarke</i>	508
Alexandria: A Tool for Hierarchical Verification <i>Annette Bunker, Trent N. Larson, Michael D. Jones, and Phillip J. Windley</i>	515
PV: An Explicit Enumeration Model-Checker <i>Ratan Nalumasu and Ganesh Gopalakrishnan</i>	523
Author Index	529

Formal Methods in Computer-Aided Design
Second International Conference, FMCAD '98, Palo Alto,
CA, USA, November 4-6, 1998, Proceedings
Gopalakrishnan, G.; Windley, P. (Eds.)
1998, X, 538 p., Softcover
ISBN: 978-3-540-65191-8