

# Table of Contents

## Invited Talks and Tutorials

Keynote Address: Abstraction, Composition, Symmetry, and a Little Deduction: The Remedies to State Explosion .....	1
<i>A. Pnueli</i>	
Invited Address: Applying Formal Methods to Cryptographic Protocol Analysis .....	2
<i>C. Meadows</i>	
Invited Tutorial: Boolean Satisfiability Algorithms and Applications in Electronic Design Automation .....	3
<i>J. Marques-Silva, K. Sakallah</i>	
Invited Tutorial: Verification of Infinite-State and Parameterized Systems .	4
<i>P.A. Abdulla, B. Jonsson</i>	

## Regular Papers

An Abstraction Algorithm for the Verification of Generalized C-Slow Designs	5
<i>J. Baumgartner, A. Tripp, A. Aziz, V. Singhal, F. Andersen</i>	
Achieving Scalability in Parallel Reachability Analysis of Very Large Circuits	20
<i>T. Heyman, D. Geist, O. Grumberg, A. Schuster</i>	
An Automata-Theoretic Approach to Reasoning about Infinite-State Systems .....	36
<i>O. Kupferman, M.Y. Vardi</i>	
Automatic Verification of Parameterized Cache Coherence Protocols.....	53
<i>G. Delzanno</i>	
Binary Reachability Analysis of Discrete Pushdown Timed Automata ....	69
<i>Z. Dang, O.H. Ibarra, T. Bultan, R.A. Kemmerer, J. Su</i>	
Boolean Satisfiability with Transitivity Constraints.....	85
<i>R.E. Bryant, M.N. Velev</i>	
Bounded Model Construction for Monadic Second-Order Logics.....	99
<i>A. Ayari, D. Basin</i>	
Building Circuits from Relations .....	113
<i>J.H. Kukula, T.R. Shiple</i>	

VIII Table of Contents

Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking .....	124
<i>P.F. Williams, A. Biere, E.M. Clarke, A. Gupta</i>	
On the Completeness of Compositional Reasoning .....	139
<i>K.S. Namjoshi, R.J. Trefler</i>	
Counterexample-Guided Abstraction Refinement .....	154
<i>E. Clarke, O. Grumberg, S. Jha, Y. Lu, H. Veith</i>	
Decision Procedures for Inductive Boolean Functions Based on Alternating Automata .....	170
<i>A. Ayari, D. Basin, F. Klaedtke</i>	
Detecting Errors Before Reaching Them .....	186
<i>L. de Alfaro, T.A. Henzinger, F.Y.C. Mang</i>	
A Discrete Strategy Improvement Algorithm for Solving Parity Games ....	202
<i>J. Vöge, M. Jurdziński</i>	
Distributing Timed Model Checking – How the Search Order Matters ....	216
<i>G. Behrmann, T. Hune, F. Vaandrager</i>	
Efficient Algorithms for Model Checking Pushdown Systems .....	232
<i>J. Esparza, D. Hansel, P. Rossmanith, S. Schwoon</i>	
Efficient Büchi Automata from LTL Formulae .....	248
<i>F. Somenzi, R. Bloem</i>	
Efficient Detection of Global Properties in Distributed Systems Using Partial-Order Methods .....	264
<i>S.D. Stoller, L. Unnikrishnan, Y.A. Liu</i>	
Efficient Reachability Analysis of Hierarchical Reactive Machines .....	280
<i>R. Alur, R. Grosu, M. McDougall</i>	
Formal Verification of VLIW Microprocessors with Speculative Execution .	296
<i>M.N. Velev</i>	
Induction in Compositional Model Checking .....	312
<i>K.L. McMillan, S. Qadeer, J.B. Saxe</i>	
Liveness and Acceleration in Parameterized Verification .....	328
<i>A. Pnueli, E. Shahar</i>	
Mechanical Verification of an Ideal Incremental ABR Conformance Algorithm .....	344
<i>M. Rusinowitch, S. Stratulat, F. Klay</i>	

Model Checking Continuous-Time Markov Chains by Transient Analysis . .	358
<i>C. Baier, B. Haverkort, H. Hermanns, J.-P. Katoen</i>	
Model-Checking for Hybrid Systems by Quotienting and Constraints Solving . . . . .	373
<i>F. Cassez, F. Laroussinie</i>	
Prioritized Traversal: Efficient Reachability Analysis for Verification and Falsification . . . . .	389
<i>R. Fraer, G. Kamhi, B. Ziv, M.Y. Vardi, L. Fix</i>	
Regular Model Checking . . . . .	403
<i>A. Bouajjani, B. Jonsson, M. Nilsson, T. Touili</i>	
Symbolic Techniques for Parametric Reasoning about Counter and Clock Systems . . . . .	419
<i>A. Annichini, E. Asarin, A. Bouajjani</i>	
Syntactic Program Transformations for Automatic Abstraction . . . . .	435
<i>K.S. Namjoshi, R.P. Kurshan</i>	
Temporal-Logic Queries . . . . .	450
<i>W. Chan</i>	
Are Timed Automata Updatable? . . . . .	464
<i>P. Bouyer, C. Dufourd, E. Fleury, A. Petit</i>	
Tuning SAT Checkers for Bounded Model Checking . . . . .	480
<i>O. Shtrichman</i>	
Unfoldings of Unbounded Petri Nets . . . . .	495
<i>P.A. Abdulla, S.P. Iyer, A. Nylén</i>	
Verification Diagrams Revisited: Disjunctive Invariants for Easy Verification . . . . .	508
<i>J. Rushby</i>	
Verifying Advanced Microarchitectures that Support Speculation and Exceptions . . . . .	521
<i>R. Hosabettu, G. Gopalakrishnan, M. Srivas</i>	
<b>Tool Papers</b>	
FoCs: Automatic Generation of Simulation Checkers from Formal Specifications . . . . .	538
<i>Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, Y. Wolfsthal</i>	
IF: A Validation Environment for Timed Asynchronous Systems . . . . .	543
<i>M. Bozga, J.-C. Fernandez, L. Ghirvu, S. Graf, J.-P. Krimm, L. Mounier</i>	

Integrating WS1S with PVS .....	548
<i>S. Owre, H. Rueß</i>	
PET: An Interactive Software Testing Tool .....	552
<i>E. Gunter, R. Kurshan, D. Peled</i>	
A Proof-Carrying Code Architecture for Java .....	557
<i>C. Colby, P. Lee, G.C. Necula</i>	
The STATEMATE Verification Environment – Making It Real .....	561
<i>T. Bienmüller, W. Damm, H. Wittke</i>	
TAPS: A First-Order Verifier for Cryptographic Protocols .....	568
<i>E. Cohen</i>	
VINAS-P: A Tool for Trace Theoretic Verification of Timed Asynchronous Circuits .....	572
<i>T. Yoneda</i>	
XMC: A Logic-Programming-Based Verification Toolset .....	576
<i>C.R. Ramakrishnan, I.V. Ramakrishnan, S.A. Smolka, Y. Dong, X. Du, A. Roychoudhury, V.N. Venkatakrishnan</i>	
<b>Author Index</b> .....	581



<http://www.springer.com/978-3-540-67770-3>

Computer Aided Verification

12th International Conference, CAV 2000 Chicago, IL,

USA, July 15-19, 2000 Proceedings

Emerson, E.A.; Sistla, A.P. (Eds.)

2000, X, 590 p., Softcover

ISBN: 978-3-540-67770-3