

Table of Contents

Memory Technology

A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro	1
<i>Junji Ogawa (Fujitsu Laboratories of America) and Mark Horowitz (Stanford University)</i>	

Software Controlled Reconfigurable On-Chip Memory for High Performance Computing	15
<i>Hiroshi Nakamura, Masaaki Kondo (University of Tokyo), and Taisuke Boku (University of Tsukuba)</i>	

Processor and Memory Architecture

Content-Based Prefetching: Initial Results	33
<i>Robert Cooksey, Dennis Colarelli, and Dirk Grunwald (University of Colorado)</i>	

Memory System Support for Dynamic Cache Line Assembly	56
<i>Lixin Zhang, Venkata K. Pingali, Bharat Chandramouli, and John B. Carter (University of Utah)</i>	

Adaptively Mapping Code in an Intelligent Memory Architecture	71
<i>Yan Solihin (University of Illinois at Urbana-Champaign), Jaejin Lee (Michigan State University), and Josep Torrellas (University of Illinois at Urbana-Champaign)</i>	

Applications and Operating Systems

The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems	85
<i>Richard C. Murphy, Peter M. Kogge, and Arun Rodrigues (University of Notre Dame)</i>	

Memory Management in a PIM-Based Architecture	104
<i>Mary Hall and Craig Steele (USC Information Sciences Institute)</i>	

Compiler Technology

Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler	122
<i>David Judd, Katherine Yelick, Christoforos Kozyrakis, David Martin, and David Patterson (University of California at Berkeley)</i>	

FlexCache: A Framework for Flexible Compiler Generated Data Caching 135
Csaba Andras Moritz (University of Massachusetts), Matthew Frank,
and Saman Amarasinghe (Massachusetts Institute of Technology)

Poster Session

Aggressive Memory-Aware Compilation..... 147
Peter Grun, Nikil Dutt, and Alex Nicolau (University of California at Irvine)

Energy/Performance Design of Memory Hierarchies
for Processor-in-Memory Chips 152
Michael Huang, Jose Renau, Seung-Moon Yoo, and Josep Torrellas (University
of Illinois at Urbana-Champaign)

SAGE: A New Analysis and Optimization System for FlexRAM Architecture 160
Tsung-Chuan Huang and Slo-Li Chu (National Sun Yat-sen University)

Performance/Energy Efficiency of Variable Line-Size Caches
for Intelligent Memory Systems 169
Koji Inoue, Koji Kai, and Kazuaki Murakami (Kyushu University)

The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systems ... 179
Jeff LaCoss (USC Information Sciences Institute)

Compiler-Directed Cache Line Size Adaptivity 183
Dan Nicolaescu, Xiaomei Ji, Alexander Veidenbaum, Alexandru Nicolau,
and Rajesh Gupta (University of California at Irvine)

Workshop Notes 188

Author Index..... 193

Intelligent Memory Systems

Second International Workshop, IMS 2000, Cambridge,

MA, USA, November 12, 2000. Revised Papers

Chong, F.T.; Kozyrakis, C.; Oskin, M. (Eds.)

2001, VIII, 200 p., Softcover

ISBN: 978-3-540-42328-7