

Table of Contents

Invited Talk

Software Documentation and the Verification Process	1
<i>David Lorge Parnas</i>	

Model Checking and Theorem Proving

Certifying Model Checkers	2
<i>Kedar S. Namjoshi</i>	
Formalizing a JVMIL Verifier for Initialization in a Theorem Prover	14
<i>Yves Bertot</i>	
Automated Inductive Verification of Parameterized Protocols	25
<i>Abhik Roychoudhury, I. V. Ramakrishnan</i>	

Automata Techniques

Efficient Model Checking via Büchi Tableau Automata	38
<i>Girish S. Bhat, Rance Cleaveland, Alex Groce</i>	
Fast LTL to Büchi Automata Translation	53
<i>Paul Gastin, Denis Oddoux</i>	
A Practical Approach to Coverage in Model Checking	66
<i>Hana Chockler, Orna Kupferman, Robert P. Kurshan, Moshe Y. Vardi</i>	

Verification Core Technology

A Fast Bisimulation Algorithm	79
<i>Agostino Dovier, Carla Piazza, Alberto Policriti</i>	
Symmetry and Reduced Symmetry in Model Checking	91
<i>A. Prasad Sistla, Patrice Godefroid</i>	
Transformation-Based Verification Using Generalized Retiming	104
<i>Andreas Kuehlmann, Jason Baumgartner</i>	

BDD and Decision Procedures

Meta-BDDs: A Decomposed Representation for Layered Symbolic Manipulation of Boolean Functions	118
<i>Gianpiero Cabodi</i>	

CLEVER: Divide and Conquer Combinational Logic Equivalence VERification with False Negative Elimination	131
<i>John Moondanos, Carl H. Seger, Ziyad Hanna, Daher Kaiss</i>	

Finite Instantiations in Equivalence Logic with Uninterpreted Functions ..	144
<i>Yoav Rodeh, Ofer Shtrichman</i>	

Abstraction and Refinement

Model-Checking with Formula-Dependent Abstract Models	155
<i>Alexander Asteroth, Christel Baier, Ulrich Aßmann</i>	

Verifying Network Protocol Implementations by Symbolic Refinement Checking	169
<i>Rajeev Alur, Bow-Yaw Wang</i>	

Automatic Abstraction for Verification of Timed Circuits and Systems	182
<i>Hao Zheng, Eric Mercer, Chris Myers</i>	

Combinations

Automated Verification of a Randomized Distributed Consensus Protocol Using Cadence SMV and PRISM	194
<i>Marta Kwiatkowska, Gethin Norman, Roberto Segala</i>	

Analysis of Recursive State Machines	207
<i>Rajeev Alur, Kousha Etessami, Mihalis Yannakakis</i>	

Parameterized Verification with Automatically Computed Inductive Assertions	221
<i>Tamarah Arons, Amir Pnueli, Sitvanit Ruah, Ying Xu, Lenore Zuck</i>	

Tool Presentations:

Rewriting and Theorem-Proving Techniques

EVC: A Validity Checker for the Logic of Equality with Uninterpreted Functions and Memories, Exploiting Positive Equality, and Conservative Transformations	235
<i>Miroslav N. Velev, Randal E. Bryant</i>	

AGVI — Automatic Generation, Verification, and Implementation of Security Protocols	241
<i>Dawn Song, Adrian Perrig, Doantam Phan</i>	

ICS: Integrated Canonizer and Solver	246
<i>Jean-Christophe Filliâtre, Sam Owre, Harald Rueß, Natarajan Shankar</i>	

μ CLR: A Toolset for Analysing Algebraic Specifications	250
<i>Stefan Blom, Wan Fokkink, Jan Friso Groote, Izak van Langevelde, Bert Lissner, Jaco van de Pol</i>	

Truth/SLC — A Parallel Verification Platform for Concurrent Systems . . .	255
<i>Martin Leucker, Thomas Noll</i>	

The SLAM Toolkit	260
<i>Thomas Ball, Sriram K. Rajamani</i>	

Invited Talk

Java Bytecode Verification: An Overview	265
<i>Xavier Leroy</i>	

Infinite State Systems

Iterating Transducers	286
<i>Dennis Dams, Yassine Lakhnech, Martin Steffen</i>	

Attacking Symbolic State Explosion	298
<i>Giorgio Delzanno, Jean-François Raskin, Laurent Van Begin</i>	

A Unifying Model Checking Approach for Safety Properties of Parameterized Systems	311
<i>Monika Maidl</i>	

A BDD-Based Model Checker for Recursive Programs	324
<i>Javier Esparza, Stefan Schwoon</i>	

Temporal Logics and Verification

Model Checking the World Wide Web	337
<i>Luca de Alfaro</i>	

Distributed Symbolic Model Checking for μ -Calculus	350
<i>Orna Grumberg, Tamir Heyman, Assaf Schuster</i>	

Tool Presentations:

Model-Checking and Automata Techniques

The Temporal Logic Sugar	363
<i>Ilan Beer, Shoham Ben-David, Cindy Eisner, Dana Fisman, Anna Gringauze, Yoav Rodeh</i>	

TREX: A Tool for Reachability Analysis of Complex Systems	368
<i>Aurore Annichini, Ahmed Bouajjani, Mihaela Sighireanu</i>	

BooStER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstraction	373
<i>Peer Johannsen</i>	
SDLcheck: A Model Checking Tool	378
<i>Vladimir Levin, Hüsni Yenigün</i>	
EASN: Integrating ASN.1 and Model Checking	382
<i>Vivek K. Shanbhag, K. Gopinath, Markku Turunen, Ari Ahtiainen, Matti Luukkainen</i>	
RTDT: A Front-End for Efficient Model Checking of Synchronous Timing Diagrams	387
<i>Nina Amla, E. Allen Emerson, Robert P. Kurshan, Kedar S. Namjoshi</i>	
TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems	391
<i>Etienne Closse, Michel Poize, Jacques Pulou, Joseph Sifakis, Patrick Venter, Daniel Weil, Sergio Yovine</i>	

Microprocessor Verification, Cache Coherence

Microarchitecture Verification by Compositional Model Checking	396
<i>Ranjit Jhala, Kenneth L. McMillan</i>	
Rewriting for Symbolic Execution of State Machine Models	411
<i>J. Strother Moore</i>	
Using Timestamping and History Variables to Verify Sequential Consistency	423
<i>Tamarah Arons</i>	

SAT, BDDs, and Applications

Benefits of Bounded Model Checking at an Industrial Setting	436
<i>Fady Copt, Limor Fix, Ranan Fraer, Enrico Giunchiglia, Gila Kamhi, Armando Tacchella, Moshe Y. Vardi</i>	
Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers	454
<i>Per Bjesse, Tim Leonard, Abdel Mokkedem</i>	
Towards Efficient Verification of Arithmetic Algorithms over Galois Fields $GF(2^m)$	465
<i>Sumio Morioka, Yasunao Katayama, Toshiyuki Yamane</i>	

Timed Automata

Job-Shop Scheduling Using Timed Automata	478
<i>Yasmina Abdeddaïm, Oded Maler</i>	

As Cheap as Possible: Efficient Cost-Optimal Reachability for Priced Timed Automata	493
<i>Kim Larsen, Gerd Behrmann, Ed Brinksma, Ansgar Fehnker,</i>	
<i>Thomas Hune, Paul Pettersson, Judi Romijn</i>	
Binary Reachability Analysis of Pushdown Timed Automata with Dense Clocks	506
<i>Zhe Dang</i>	
Author Index	519

Computer Aided Verification

13th International Conference, CAV 2001, Paris,
France, July 18-22, 2001. Proceedings

Berry, G.; Comon, H.; Finkel, A. (Eds.)

2001, XIII, 522 p., Softcover

ISBN: 978-3-540-42345-4