

Table of Contents

Invited Keynote 1

Technology Trends and Adaptive Computing	1
<i>M.J. Flynn and A.A. Liddicoat</i>	

Architectural Frameworks

Prototyping Framework for Reconfigurable Processors	6
<i>S. Sawitzki, S. Köhler, and R.G. Spallek</i>	
An Emulator for Exploring RaPiD Configurable Computing Architectures .	17
<i>C. Fisher, K. Rennie, G. Xing, S.G. Berg, K. Bolding, J. Naegle, D. Parshall, D. Portnov, A. Sulejmanpasic, and C. Ebeling</i>	

Place and Route 1

A New Placement Method for Direct Mapping into LUT-Based FPGAs . .	27
<i>J. Abke and E. Barke</i>	
fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits	37
<i>P. Kannan, S. Balachandran, and D. Bhatia</i>	

Architecture

Macrocell Architectures for Product Term Embedded Memory Arrays . . .	48
<i>E. Lin and S.J.E. Wilton</i>	
Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs . .	59
<i>B.S. Goda, R.P. Kraft, S.R. Carlough, T.W. Krawczyk Jr., and J.F. McDonald</i>	
Memory Synthesis for FPGA-Based Reconfigurable Computers	70
<i>A. Kasat, I. Ouass, and R. Vemuri</i>	

DSP 1

Implementing a Hidden Markov Model Speech Recognition System in Programmable Logic	81
<i>S.J. Melnikoff, S.F. Quigley, and M.J. Russell</i>	
Implementation of (Normalised) RLS Lattice on Virtex	91
<i>F. Albu, J. Kadlec, C. Softley, R. Matousek, A. Hermanek, N. Coleman, and A. Fagan</i>	

Accelerating Matrix Product on Reconfigurable Hardware for Signal
Processing 101
A. Amira, A. Bouridane, and P. Milligan

Synthesis

Static Profile-Driven Compilation for FPGAs 112
S. Cadambi and S.C. Goldstein

Synthesizing RTL Hardware from Java Byte Codes 123
M.J. Wirthlin, B.L. Hutchings, and C. Worth

PuMA++: From Behavioral Specification to Multi-FPGA-Prototype 133
K. Harbich and E. Barke

Encryption

Secure Configuration of Field Programmable Gate Arrays 142
T. Kean

Single-Chip FPGA Implementation of the Advanced Encryption
Standard Algorithm 152
M. McLoone and J.V. McCanny

JBitsTM Implementations of the Advanced Encryption Standard
(Rijndael) 162
S. McMillan and C. Patterson

Runtime Reconfiguration 1

Task-Parallel Programming of Reconfigurable Systems 172
M. Weinhardt and W. Luk

Chip-Based Reconfigurable Task Management 182
G. Brebner and O. Diessel

Configuration Caching and Swapping 192
S. Sudhir, S. Nath, and S.C. Goldstein

Graphics and Vision

Multiple Stereo Matching Using an Extended Architecture 203
M. Arias-Estrada and J.M. Xicotencatl

Implementation of a NURBS to Bézier Conversor with Constant Latency . 213
P.N. Mallón, M. Bóo, and J.D. Bruguera

Reconfigurable Frame-Grabber for Real-Time Automated Visual
Inspection (RT-AVI) Systems 223
S.A. Cuenca, F. Ibarra, and R. Alvarez

Invited Keynote 2

Processing Models for the Next Generation Network <i>[Abstract]</i>	232
<i>J. Lawrence</i>	

Place and Route 2

Tightly Integrated Placement and Routing for FPGAs	233
<i>P. Kannan and D. Bhatia</i>	
Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays	243
<i>J. Karro and J. Cohoon</i>	

Networking

Reconfigurable Router Modules Using Network Protocol Wrappers	254
<i>F. Braun, J. Lockwood, and M. Waldvogel</i>	
Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware	264
<i>Y. Ha, B. Mei, P. Schaumont, S. Vernalde, R. Lauwereins, and H. De Man</i>	

Processor Interaction

The MOLEN $\rho\mu$ -Coded Processor	275
<i>S. Vassiliadis, S. Wong, and S. Coțofană</i>	
Run-Time Optimized Reconfiguration Using Instruction Forecasting	286
<i>M. Iliopoulos and T. Antonakopoulos</i>	
CRISP: A Template for Reconfigurable Instruction Set Processors	296
<i>P. Op de Beeck, F. Barat, M. Jayapala, and R. Lauwereins</i>	

Applications

Evaluation of an FPGA Implementation of the Discrete Element Method .	306
<i>B. Carrion Schafer, S.F. Quigley, and A.H.C. Chan</i>	
Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers	315
<i>A. Dandalis, V.K. Prasanna, and B. Thiruvengadam</i>	
A Reconfigurable Embedded Input Device for Kinetically Challenged Persons	326
<i>A. Dollas, K. Papademetriou, N. Aslanides, and T. Kean</i>	

Methodology 1

Bubble Partitioning for LUT-Based Sequential Circuits	336
<i>F. Wolz and R. Kolla</i>	
Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits	346
<i>S. Singh and P. James-Roxby</i>	
Placing, Routing, and Editing Virtual FPGAs	357
<i>L. Lagadec, D. Lavenier, E. Fabiani, and B. Pottier</i>	

DSP 2

Virtex Implementation of Pipelined Adaptive LMS Predictor in Electronic Support Measures Receiver	367
<i>L.-K. Ting, R. Woods, and C. Cowan</i>	
A Music Synthesizer on FPGA	377
<i>T. Saito, T. Maruyama, T. Hoshino, and S. Hirano</i>	
Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders	388
<i>S. Sheidaei, H. Noori, A. Akbari, and H. Pedram</i>	

Loops and Systolic

Loop Tiling for Reconfigurable Accelerators	398
<i>S. Derrien and S. Rajopadhye</i>	
The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems	409
<i>G. Sassatelli, L. Torres, J. Galy, G. Cambon, and C. Diou</i>	
A n -Bit Reconfigurable Scalar Quantiser	420
<i>O. Cadenas and G. Megson</i>	

Image Processing

Real Time Morphological Image Contrast Enhancement in Virtex FPGA ..	430
<i>J. Kasperek</i>	
Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing	441
<i>A. Simpson, J. Hunter, M. Wylie, Y. Hu, and D. Mann</i>	
Design and Implementation of an Accelerated Gabor Filter Bank Using Parallel Hardware	451
<i>N. Voß and B. Mertsching</i>	

Invited Keynote 3

The Evolution of Programmable Logic: Past, Present, and Future Predictions [<i>Abstract</i>].....	461
<i>B. Carter</i>	

Runtime Reconfiguration 2

Dynamically Reconfigurable Cores	462
<i>J. MacBeth and P. Lysaght</i>	
Reconfigurable Breakpoints for Co-debug	473
<i>T. Price and C. Patterson</i>	

Faults

Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification	483
<i>T. Wheeler, P. Graham, B. Nelson, and B. Hutchings</i>	
FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits	493
<i>P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante</i>	

Methodology 2

A Generic Library for Adaptive Computing Environments.....	503
<i>T. Neumann and A. Koch</i>	
Generative Development System for FPGA Processors with <i>Active Components</i>	513
<i>S. Rühl, P. Dillinger, S. Hezel, and R. Männer</i>	
Compilation Increasing the Scheduling Scope for Multi-memory- FPGA-Based Custom Computing Machines	523
<i>J.M.P. Cardoso and H.C. Neto</i>	
System Level Tools for DSP in FPGAs	534
<i>J. Hwang, B. Milne, N. Shirazi, and J.D. Stroomer</i>	

Arithmetic

Parameterized Function Evaluation for FPGAs	544
<i>O. Mencer, N. Boullis, W. Luk, and H. Styles</i>	
Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures	555
<i>M.J. Wirthlin and B. McMurtrey</i>	

A Digit-Serial Structure for Reconfigurable Multipliers 565
C. Visavakul, P.Y.K. Cheung, and W. Luk

FPGA Resource Reduction Through Truncated Multiplication 574
K.E. Wires, M.J. Schulte, and D. McCarley

Short Papers 1

Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically
Reconfigurable Array Architectures 584
J. Becker, N. Liebau, T. Pionteck, and M. Glesner

An FPGA-Based Syntactic Parser for Real-Life Almost Unrestricted
Context-Free Grammars 590
C. Ciressan, E. Sanchez, M. Rajman, and J.-C. Chappelier

Hardware-Software Partitioning: A Reconfigurable and Evolutionary
Computing Approach 595
J. Harkin, T.M. McGinnity, and L.P. Maguire

An Approach to Real-Time Visualization of PIV Method with FPGA..... 601
T. Maruyama, Y. Yamaguchi, and A. Kawase

FPGA-Based Discrete Wavelet Transforms System 607
M. Nibouche, A. Bouridane, F. Murtagh, and O. Nibouche

X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data
Compressor 613
J.L. Núñez, C. Feregrino, S. Jones, and S. Bateman

Arithmetic Operation Oriented Reconfigurable Chip: RHW 618
T. Yamauchi, S. Nakaya, T. Inuo, and N. Kajihara

Short Papers 2

Initial Analysis of the Proteus Architecture..... 623
M. Dales

Building Asynchronous Circuits with JBits 628
E. Keller

Case Study of Integration of Reconfigurable Logic as a Coprocessor
into a SCI-Cluster under RT-Linux 633
T. Lehmann and A. Schreckenber

A Reconfigurable Approach to Packet Filtering 638
R. Sinnappan and S. Hazelhurst

FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding.. 643
R. Stefo, J.L. Núñez, C. Feregrino, S. Mahapatra, and S. Jones

A Data Re-use Based Compiler Optimization for FPGAs.....	648
<i>R. Subramanian and S. Pande</i>	
Dijkstra's Shortest Path Routing Algorithm in Reconfigurable Hardware ..	653
<i>M. Tommiska and J. Skyttä</i>	
A System on Chip for Power Line Communications According to European Home Systems Specifications	658
<i>I. Urriza, J.I. García-Nicolás, A. Sanz, and A. Valdovinos</i>	
Author Index	663

Field-Programmable Logic and Applications

11th International Conference, FPL 2001, Belfast,

Northern Ireland, UK, August 27-29, 2001 Proceedings

Brebner, G.; Woods, R. (Eds.)

2001, XV, 665 p., Softcover

ISBN: 978-3-540-42499-4