

Table of Contents

Abstraction

Abstraction by Symbolic Indexing Transformations	1
<i>Thomas F. Melham, Robert B. Jones</i>	
Counter-Example Based Predicate Discovery in Predicate Abstraction	19
<i>Satyaki Das, David L. Dill</i>	
Automated Abstraction Refinement for Model Checking Large State Spaces Using SAT Based Conflict Analysis	33
<i>Pankaj Chauhan, Edmund Clarke, James Kukula, Samir Sapra, Helmut Veith, Dong Wang</i>	

Symbolic Simulation

Simplifying Circuits for Formal Verification Using Parametric Representation	52
<i>In-Ho Moon, Hee Hwan Kwak, James Kukula, Thomas Shiple, Carl Pixley</i>	
Generalized Symbolic Trajectory Evaluation — Abstraction in Action	70
<i>Jin Yang, Carl-Johan H. Seger</i>	

Model Checking: Strongly-Connected Components

Analysis of Symbolic SCC Hull Algorithms	88
<i>Fabio Somenzi, Kavita Ravi, Roderick Bloem</i>	
Sharp Disjunctive Decomposition for Language Emptiness Checking	106
<i>Chao Wang, Gary D. Hachtel</i>	

Microprocessor Specification and Verification

Relating Multi-step and Single-Step Microprocessor Correctness Statements	123
<i>Mark D. Aagaard, Nancy A. Day, Meng Lou</i>	
Modeling and Verification of Out-of-Order Microprocessors in UCLID	142
<i>Shuvendu K. Lahiri, Sanjit A. Seshia, Randal E. Bryant</i>	

Decision Procedures

On Solving Presburger and Linear Arithmetic with SAT	160
<i>Ofer Strichman</i>	
Deciding Presburger Arithmetic by Model Checking and Comparisons with Other Methods	171
<i>Vijay Ganesh, Sergey Berezin, David L. Dill</i>	
QUBOS: Deciding Quantified Boolean Logic Using Propositional Satisfiability Solvers	187
<i>Abdelwaheb Ayari, David Basin</i>	

Model Checking: Reachability Analysis

Exploiting Transition Locality in the Disk Based Mur ϕ Verifier	202
<i>Giuseppe Della Penna, Benedetto Intrigila, Enrico Tronci, Marisa Venturini Zilli</i>	
Traversal Techniques for Concurrent Systems	220
<i>Marc Solé, Enric Pastor</i>	

Model Checking: Fixed Points

A Fixpoint Based Encoding for Bounded Model Checking	238
<i>Alan Frisch, Daniel Sheridan, Toby Walsh</i>	
Using Edge-Valued Decision Diagrams for Symbolic Generation of Shortest Paths	256
<i>Gianfranco Ciardo, Radu Siminiceanu</i>	

Verification Techniques and Methodology

Mechanical Verification of a Square Root Algorithm Using Taylor's Theorem	274
<i>Jun Sawada, Ruben Gamboa</i>	
A Specification and Verification Framework for Developing Weak Shared Memory Consistency Protocols	292
<i>Prosenjit Chatterjee, Ganesh Gopalakrishnan</i>	
Model Checking the Design of an Unrestricted, Stuck-at Fault Tolerant, Asynchronous Sequential Circuit Using SMV	310
<i>Meine van der Meulen</i>	

Hardware Description Languages

Functional Design Using Behavioural and Structural Components	324
<i>Richard Sharp</i>	
Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries	342
<i>Steve McKeever, Wayne Luk, Arran Derbyshire</i>	

Prototyping and Synthesis

Input/Output Compatibility of Reactive Systems	360
<i>Josep Carmona, Jordi Cortadella</i>	
Smart Play-out of Behavioral Requirements	378
<i>David Harel, Hillel Kugler, Rami Marelly, Amir Pnueli</i>	
Author Index	399

<http://www.springer.com/978-3-540-00116-4>

Formal Methods in Computer-Aided Design
4th International Conference, FMCAD 2002, Portland,
OR, USA, November 6-8, 2002, Proceedings
Aagaard, M.D.; O'Leary, J.W. (Eds.)
2002, XII, 408 p., Softcover
ISBN: 978-3-540-00116-4