

Table of Contents

Formal Models

Composing Snippets	1
<i>Igor Benko and Jo Ebergen</i>	
A Programming Approach to the Design of Asynchronous Logic Blocks	34
<i>Mark B. Josephs and Dennis P. Furey</i>	

Asynchronous Circuits

GALA (Globally Asynchronous – Locally Arbitrary) Design	61
<i>Victor Varshavsky and Vyacheslav Marakhovsky</i>	
Synthesis of Reactive Systems:	
Application to Asynchronous Circuit Design	108
<i>Josep Carmona, Jordi Cortadella, and Enric Pastor</i>	
Decomposition in Asynchronous Circuit Design	152
<i>Walter Vogler and Ralf Wollowski</i>	

Embedded System Design

Functional and Performance Modeling of Concurrency in VCC	191
<i>William LaRue, Sherry Solden, and Bishnupriya Bhattacharya</i>	
Modeling and Designing Heterogeneous Systems	228
<i>Felice Balarin, Luciano Lavagno, Claudio Passerone,</i> <i>Alberto Sangiovanni-Vincentelli, Marco Sgroi, and Yosinori Watanabe</i>	

Timed Verification and Performance Analysis

Timed Verification of Asynchronous Circuits	274
<i>Jesper Møller, Henrik Hulgaard, and Henrik Reif Andersen</i>	
Performance Analysis of Asynchronous Circuits Using Markov Chains	313
<i>Peter A. Beerel and Aiguo Xie</i>	

Author Index	345
--------------------	-----

<http://www.springer.com/978-3-540-00199-7>

Concurrency and Hardware Design

Advances in Petri Nets

Cortadella, J.; Yakovlev, A.; Rozenberg, G. (Eds.)

2002, X, 346 p., Softcover

ISBN: 978-3-540-00199-7