

# Table of Contents

## Keynote Speech

Architectural Challenges for the Next Decade Integrated Platforms . . . . .	1
<i>A. Cuomo (STMicroelectronics, Agrate Brianza, Italy)</i>	

## Gate-Level Modeling and Design

Analysis of High-Speed Logic Families . . . . .	2
<i>G. Privitera, F. Pessolano (Philips Research, Eindhoven, The Netherlands)</i>	
Low-Voltage, Double-Edge-Triggered Flip Flop . . . . .	11
<i>P. Varma, A. Chakraborty (Indian Institute of Technology, New Delhi, India)</i>	
A Genetic Bus Encoding Technique for Power Optimization of Embedded Systems . . . . .	21
<i>G. Ascia, V. Catania, M. Palesi (Università di Catania, Italy)</i>	
State Encoding for Low-Power FSMs in FPGA . . . . .	31
<i>L. Mengibar, L. Entrena, M.G. Lorenz, R. Sánchez-Reillo (Universidad Carlos III, Madrid, Spain)</i>	

## Low Level Modeling and Characterization

Reduced Leverage of Dual Supply Voltages in Ultra Deep Submicron Technologies . . . . .	41
<i>T. Schoenauer, J. Berthold, C. Heer (Infineon Technologies, München, Germany)</i>	
A Compact Charge-Based Crosstalk Induced Delay Model for Submicronic CMOS Gates . . . . .	51
<i>J.L. Rosselló, J. Segura (University of Balearic Islands, Spain)</i>	
CMOS Gate Sizing under Delay Constraint . . . . .	60
<i>A. Verle, X. Michel, P. Maurine, N. Azémard, D. Auvergne (LIRMM, Université de Montpellier II, Montpellier, France)</i>	
Process Characterization for Low VTH and Low Power Design . . . . .	70
<i>E. Seebacher, G. Rappitsch, H. Höller (Austriamicrosystems, Austria)</i>	

Power and Energy Consumption of CMOS Circuits: Measurement Methods and Experimental Results .....	80
<i>J. Rius, A. Peidro, S. Manich, R. Rodriguez (Departament d'Enginyeria Electronica, UPC, Barcelona, Spain)</i>	

## Interconnect Modeling and Optimization

Effects of Temperature in Deep-Submicron Global Interconnect Optimization .....	90
<i>M.R. Casu, M. Graziano, G. Piccinini, G. Maserà, M. Zamboni (Politecnico di Torino, Italy)</i>	
Interconnect Parasitic Extraction Tool for Radio-Frequency Integrated Circuits .....	101
<i>J. Lescot, F.J.R. Clément (Cadence Design Systems, Voiron, France)</i>	
Estimation of Crosstalk Noise for On-Chip Buses .....	111
<i>S. Tuuna, J. Isoaho (University of Turku, Finland)</i>	
A Block-Based Approach for SoC Global Interconnect Electrical Parameters Characterization .....	121
<i>M. Addino, M.R. Casu, G. Maserà, G. Piccinini, M. Zamboni (Politecnico di Torino, Italy)</i>	
Interconnect Driven Low Power High-Level Synthesis .....	131
<i>A. Stammermann, D. Helms, M. Schulte, A. Schulz, W. Nebel (OFFIS Research Institute, Oldenburg, Germany)</i>	

## Asynchronous Techniques

Bridging Clock Domains by Synchronizing the Mice in the Mousetrap ...	141
<i>J. Kessel, A. Peeters, S.-J. Kim (Philips Research Laboratories, Eindhoven, Germany)</i>	
Power-Consumption Reduction in Asynchronous Circuits Using Delay Path Unequalization .....	151
<i>S. López, O. Garnica, J.I. Hidalgo, J. Lanchares, R. Hermida (Universidad Complutense de Madrid, Spain)</i>	
New GALS Technique for Datapath Architectures .....	161
<i>M. Krstić, E. Grass (IHP Microelectronics, Frankfurt, Germany)</i>	
Power/Area Tradeoffs in 1-of-M Parallel-Prefix Asynchronous Adders ...	171
<i>J.L. Fragoso, G. Sicard, M. Renaudin (TIMA Laboratory, Grenoble, France)</i>	
Statistic Implementation of QDI Asynchronous Primitives .....	181
<i>P. Maurine, J.B. Rigaud, F. Bouesse, G. Sicard, M. Renaudin (LIRMM, Montpellier, France)</i>	

## Keynote Speech

The Emergency of Design for Energy Efficiency: An EDA Perspective . . .	192
<i>A. Domic (Synopsys, Inc., Mountain View, USA)</i>	

## Industrial Session

The Most Complete Mixed-Signal Simulation Solution with ADVance MS . . . . .	193
<i>J. Oudinot (Mentor Graphics, Meudon La Foret, France)</i>	
Signal Integrity and Power Supply Network Analysis of Deep SubMicron Chips . . . . .	194
<i>L.K. Scheffer (Cadence Design Systems, USA)</i>	
Power Management in Synopsys Galaxy Design Platform . . . . .	195
<i>Synopsys, Inc., Mountain View, USA</i>	
Open Multimedia Platform for Next-Generation Mobile Devices . . . . .	196
<i>STMicroelectronics, Agrate Brianza, Italy</i>	

## RTL Power Modeling and Memory Optimisation

Statistical Power Estimation of Behavioral Descriptions . . . . .	197
<i>B. Arts, N. van der Eng, M. Heijligers, H. Munk, F. Theeuwen (Philips Research Laboratories, Eindhoven, The Netherlands), L. Benini (Università di Bologna, Italy), E. Macii, A. Milia, R. Maro, A. Bellu (Politecnico di Torino, Italy)</i>	
A Statistic Power Model for Non-synthetic RTL Operators . . . . .	208
<i>M. Bruno (BullDast s.r.l), A. Macii (Politecnico di Torino, Italy), M. Poncino (Università di Verona, Italy)</i>	
Energy Efficient Register Renaming . . . . .	219
<i>G. Kucuk, O. Ergin, D. Ponomarev, K. Ghose (SUNY Binghamton, USA)</i>	
Stand-by Power Reduction for Storage Circuits . . . . .	229
<i>S. Cservany, J.-M. Masgonty, C. Piguet (CSEM, Switzerland)</i>	
A Unified Framework for Power-Aware Design of Embedded Systems . . . .	239
<i>J.L. Ayala, M. Lopez-Vallejo (Universidad Politecnica de Madrid, Spain)</i>	

## High-Level Modeling

A Flexible Framework for Fast Multi-objective Design Space Exploration of Embedded Systems . . . . .	249
<i>G. Palermo, C. Silvano, V. Zaccaria (Politecnico di Milano, Italy)</i>	

High Level Area and Current Estimation . . . . .	259
<i>Fei Li, Lei He (UCLA, USA), Joe Basile, Rakesh J. Patel, Hema Ramamurthy (Intel Corporation, USA)</i>	
Switching Activity Estimation in Non-linear Architectures . . . . .	269
<i>A. García-Ortiz, L. Kabulepa, M. Glesner (Institute of Microelectronic Systems, Mstade, Germany)</i>	
Instruction Level Energy Modeling for Pipelined Processors . . . . .	279
<i>S. Nikolaidis, N. Kavvadias, T. Laopoulos, L. Bisdounis, S. Blionas (Aristotele University of Thessaloniki, Greece)</i>	
Power Estimation Approach of Dynamic Data Storage on a Hardware Software Boundary Level . . . . .	289
<i>M. Leeman, D. Atienza, F. Catthoor, V. De Florio, G. Deconinck, J.M. Mendias, R. Lauwereins (ESAT, Belgium)</i>	

## Power Efficient Technologies and Designs

An Adiabatic Charge Pump Based Charge Recycling Design Style . . . . .	299
<i>V. Manne, A. Tyagi (Iowa State University, USA)</i>	
Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing . . . . .	309
<i>J. Fischer, E. Amirante, F. Randazzo, G. Iannaccone, D. Schmitt-Landsiedel (Institute for Technical Electronics, Technical University München, Germany)</i>	
Low Power Response Time Accelerator with Full Resolution for LCD Panel . . . . .	319
<i>Tae-Chan Kim, Meejoung Kim, Chulwoo Kim, Bong-Young Chung, Soo-Won Kim (Samsung Electronics Co.Ltd, Korea)</i>	
Memory Compaction and Power Optimization for Wavelet-Based Coders . . . . .	328
<i>V. Ferentinos, M. Milia, G. Lafruit, J. Bormans, F. Catthoor (IMEC-DESICS, Belgium)</i>	
Design Space Exploration and Trade-Offs in Analog Amplifier Design . . . .	338
<i>E. Hjalmarson, R. Häggglund, L. Wanhammar (Linköping University, Sweden)</i>	

## Keynote Speech

Power and Timing Driven Physical Design Automation . . . . .	348
<i>R. Reis (Universidade Federal Rio Grande do Sul, Porto Alegre, Brazil)</i>	

## Communication Modeling and Design

Analysis of Energy Consumed by Secure Session Negotiation Protocols in Wireless Networks .....	358
<i>R. Karri, P. Mishra (Polytechnic University, New York, USA)</i>	
Remote Power Control of Wireless Network Interfaces .....	369
<i>A. Acquaviva, T. Simunic, V. Deolalikar, S. Roy (Università di Urbino, Italy)</i>	
Architecture-Driven Voltage Scaling for High-Throughput Turbo-Decoders.....	379
<i>F. Gilbert, N. When (University of Kaiserslautern, Germany)</i>	
A Fully Digital Numerical-Controlled-Oscillator .....	389
<i>Seyed Reza Abdollahi (Mazandaran, Iran), B. Bakaloglu (Texas Instrument, USA), S.K. Hosseini (Iran Marine Industry, Iran)</i>	

## Low Power Issues in Processors and Multimedia

Energy Optimization of High-Performance Circuits .....	399
<i>Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija (University of California, USA)</i>	
Instruction Buffering Exploration for Low Energy Embedded Processors .	409
<i>T. Vander Aa, M. Jayapala, F. Barat, G. Deconinck, R. Lauwereins, H. Corporaal, F. Catthoor, (ESAT/ELECTA, Belgium)</i>	
Power-Aware Branch Predictor Update for High-Performance Processors .	420
<i>A. Baniasadi (University of Victoria, Canada)</i>	
Power Optimization Methodology for Multimedia Applications Implementation on Reconfigurable Platforms .....	430
<i>K. Tatas, K. Siozios, D.J. Soudris, A. Thanailakis (Democritus University of Thrace, Greece), K. Masselos, K. Potamianos, S. Blionas (Intracom SA, Greece)</i>	
High-Level Algorithmic Complexity Analysis for the Implementation of a Motion-JPEG2000 Encoder .....	440
<i>M. Ravasi, M. Mattavelli (Swiss Federal Institute of Technology, Switzerland, Greece), P. Schumacher, R. Turney (Xilinx Research Labs, USA)</i>	

## Poster Session 1

Metric Definition for Circuit Speed Optimization.....	451
<i>X. Michel, A. Verle, N. Azémard, P. Maurine, D. Auvergne (LIRMM, France)</i>	

Optical versus Electrical Interconnections for Clock Distribution Networks in New VLSI Technologies .....	461
<i>G. Tosik, F. Gaffiot, Z. Lisik, I. O'Connor, F. Tissafi-Drissi</i> (Ecole Centrale de Lyon, France)	
An Asynchronous Viterbi Decoder for Low-Power Applications .....	471
<i>B. Javadi, M. Naderi, H. Pedram, A. Afzali-Kusha, M.K. Akbari</i> (Amirkabir University of Technology, Iran)	
Analysis of the Contribution of Interconnect Effects in the Energy Dissipation of VLSI Circuits .....	481
<i>E. Isern, M. Roca, F. Moll (Universitat Illes Balears, Spain)</i>	
A New Hybrid CBL-CMOS Cell for Optimum Noise/Power Application .....	491
<i>R. Jiménez, P. Parra, P. Sanmartín, A.J. Acosta</i> (IMSE-CNM/Universidad de Sevilla/Universidad de Huelva, Spain)	
Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits .....	501
<i>D. Guerrero, G. Wilke, J.L. Güntzel, M.J. Bellido, J.J. Chico,</i> <i>P. Ruiz-de-Clavijo, A. Millan (IMSE-CNM/Universidad de Sevilla,</i> <i>Spain)</i>	
<b>Poster Session 2</b>	
A Practical ASIC Methodology for Flexible Clock Tree Synthesis with Routing Blockages .....	511
<i>Dongsheng Wang, P. Suaris, Nan-chi Chou</i> (Mentor Graphics Corporation, Oregon, USA)	
Frequent Value Cache for Low-Power Asynchronous Dual-Rail Bus .....	520
<i>Byung-Soo Choi, Dong-Ik Lee (Kwangju Institute of Science and</i> <i>Technology, South Korea)</i>	
Reducing Static Energy of Cache Memories via Prediction-Table-Less Way Prediction .....	530
<i>Akihito Sakanaka, Toshinori Sato (U. Fukuoka, Japan)</i>	
A Bottom-Up Approach to On-Chip Signal Integrity .....	540
<i>A. Acquaviva, A. Bogliolo (Università di Urbino, Italy)</i>	
Advanced Cell Modeling Techniques Based on Polynomial Expressions ...	550
<i>Wen-Tsong Shiue, Weetit Wanalerlak (Oregon State University, USA)</i>	
RTL-Based Signal Statistics Calculation Facilitates Low Power Design Approaches .....	559
<i>P. Fugger, (Infineon, Austria)</i>	

**Poster Session 3**

Data Dependences Critical Path Evaluation at C/C++ System Level Description .....	569
<i>A. Prihozhy, M. Mattavelli, D. Mlynek (Ecole Polytechnique Federal de Lausanne, Switzerland)</i>	
A Hardware/Software Partitioning and Scheduling Approach for Embedded Systems with Low-Power and High Performance Requirements .....	580
<i>J. Resano, D. Mozos, E. Pérez, H. Mecha, J. Septién (Universidad Complutense de Madrid, Spain)</i>	
Consideration of Control System and Memory Contributions in Pratical Resource-Constrained Scheduling for Low Power .....	590
<i>Chee Lee, Wen-Tsong Shiue (Oregon State University, USA)</i>	
Low Power Cache with Successive Tag Comparison Algorithm .....	599
<i>Tae-Chan Kim, Chulwoo Kim, Bong-Young Chung, Soo-Won Kim (Samsung, Kyunggi-Do, Korea)</i>	
FPGA Architecture Design and Toolset for Logic Implementation .....	607
<i>K. Tatas, K. Siozios, N. Vasiliadis, D.J. Soudris, S. Nikolaidis, S. Siskos, A. Thanailakis (Democritus University of Trace, Greece)</i>	
Bit-Level Allocation for Low Power in Behavioural High-Level Synthesis .	617
<i>M.C. Molina, R. Ruiz-Santua, J.M. Mendias, R. Hermida (Universidad Complutense de Madrid, Spain)</i>	
<b>Author Index</b> .....	629

Integrated Circuit and System Design. Power and  
Timing Modeling, Optimization and Simulation  
13th International Workshop, PATMOS 2003, Torino,  
Italy, September 10-12, 2003, Proceedings  
Chico, J.J.; Macii, E. (Eds.)  
2003, XVII, 631 p., Softcover  
ISBN: 978-3-540-20074-1