

# Table of Contents

## Keynote Address I

Some Real Observations on Virtual Machines . . . . .	1
<i>James E. Smith</i>	

## Session 1A: Cache and Memory

Replica Victim Caching to Improve Reliability of In-Cache Replication . . . . .	2
<i>Wei Zhang</i>	
Efficient Victim Mechanism on Sector Cache Organization . . . . .	16
<i>Chunrong Lai, Shih-Lien Lu</i>	
Cache Behavior Analysis of a Compiler-Assisted Cache Replacement Policy . . . . .	30
<i>Xingyan Tian, Kejia Zhao, Huowang Chen, Hongyan Du</i>	
Modeling the Cache Behavior of Codes with Arbitrary Data-Dependent Conditional Structures . . . . .	44
<i>Diego Andrade, Basilio B. Fraguera, Ramón Doallo</i>	

## Session 1B: Reconfigurable and Embedded Architectures

A Configurable System-on-Chip Architecture for Embedded Devices . . . . .	58
<i>Sebastian Wallner</i>	
An Auto-adaptative Reconfigurable Architecture for the Control . . . . .	72
<i>Nicolas Ventroux, Stéphane Chevobbe, Frédéric Blanc, Thierry Collette</i>	
Enhancing the Memory Performance of Embedded Systems with the Flexible Sequential and Random Access Memory . . . . .	88
<i>Ying Chen, Karthik Ranganathan, Vasudev V. Pai, David J. Lilja, Kia Bazargan</i>	
Heuristic Algorithm for Reducing Mapping Sets of Hardware-Software Partitioning in Reconfigurable System . . . . .	102
<i>Seong-Yong Ahn, Jun-Yong Kim, Jeong-A Lee</i>	

## Session 2A: Processor Architecture and Design I

Architecture Design of a High-Performance 32-Bit Fixed-Point DSP . . . . .	115
<i>Jian Chen, Ruhao Xu, Yuzhuo Fu</i>	
TengYue-1: A High Performance Embedded SoC . . . . .	126
<i>Lei Wang, Hong-yi Lu, Kui Dai, Zhi-ying Wang</i>	
A Fault-Tolerant Single-Chip Multiprocessor . . . . .	137
<i>Wenbin Yao, Dongsheng Wang, Weimin Zheng</i>	

## Session 2B: Power and Energy Management

Initial Experiences with Dreamy Memory and the RAMpage Memory Hierarchy . . . . .	146
<i>Philip Machanick</i>	
dDVS: An Efficient Dynamic Voltage Scaling Algorithm Based on the Differential of CPU Utilization . . . . .	160
<i>Kui-Yon Mun, Dae-Woong Kim, Do-Hun Kim, Chan-Ik Park</i>	
High Performance Microprocessor Design Methods Exploiting Information Locality and Data Redundancy for Lower Area Cost and Power Consumption . . . . .	170
<i>Byung-Soo Choi, Jeong-A Lee, Dong-Soo Har</i>	

## Session 3A: Processor Architecture and Design II

Dynamic Reallocation of Functional Units in Superscalar Processors . . . . .	185
<i>Marc Epalza, Paolo Ienne, Daniel Mlynek</i>	
Multiple-Dimension Scalable Adaptive Stream Architecture . . . . .	199
<i>Mei Wen, Nan Wu, Haiyan Li, Chunyuan Zhang</i>	
Impact of Register-Cache Bandwidth Variation on Processor Performance . . . . .	212
<i>Kentaro Hamayasu, Vasily G. Moshnyaga</i>	

## Session 3B: Compiler and Operating System Issues

Exploiting Free Execution Slots on EPIC Processors for Efficient and Accurate Runtime Profiling . . . . .	226
<i>Youfeng Wu, Yong-Fong Lee</i>	
Continuous Adaptive Object-Code Re-optimization Framework . . . . .	241
<i>Howard Chen, Jiwei Lu, Wei-Chung Hsu, Pen-Chung Yew</i>	
Initial Evaluation of a User-Level Device Driver Framework . . . . .	256
<i>Kevin Elphinstone, Stefan Götz</i>	

## Keynote Address II

A Generation Ahead of Microprocessor: Where Software Can Drive uArchitecture To? .....	270
<i>Jesse Z. Fang</i>	

## Session 4A: Application-Specific Systems

A Cost-Effective Supersampling for Full Scene AntiAliasing .....	271
<i>Byung-Uck Kim, Woo-Chan Park, Sung-Bong Yang, Tack-Don Han</i>	
A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields $GF(2^m)$ .....	282
<i>Stefan Tillich, Johann Großschädl</i>	
Scalable Design Framework for JPEG2000 System Architecture .....	296
<i>Hiroshi Tsutsui, Takahiko Masuzaki, Yoshiteru Hayashi, Yoshitaka Taki, Tomonori Izumi, Takao Onoye, Yukihiro Nakamura</i>	
Real-Time Three Dimensional Vision .....	309
<i>JongSu Yi, JunSeong Kim, LiPing Li, John Morris, Gareth Lee, Philippe Leclercq</i>	

## Session 4B: Interconnection Networks

A Router Architecture for QoS Capable Clusters .....	321
<i>Madhusudhanan Anantha, Bose Bella</i>	
Optimal Scheduling Algorithms in WDM Optical Interconnects with Limited Range Wavelength Conversion Capability .....	335
<i>Zhenghao Zhang, Yuanyuan Yang</i>	
Comparative Evaluation of Adaptive and Deterministic Routing in the OTIS-Hypercube .....	349
<i>Hashem Hashemi Najaf-abadi, Hamid Sarbazi-Azad</i>	
A Two-Level On-Chip Bus System Based on Multiplexers .....	363
<i>Kyoung-Sun Jhang, Kang Yi, Soo Yun Hwang</i>	

## Keynote Address III

Make Computers Cheaper and Simpler .....	373
<i>GuoJie Li</i>	

## Session 5A: Prediction Techniques

A Low Power Branch Predictor to Selectively Access the BTB .....	374
<i>Sung Woo Chung, Sung Bae Park</i>	
Static Techniques to Improve Power Efficiency of Branch Predictors .....	385
<i>Weidong Shi, Tao Zhang, Santosh Pande</i>	
Choice Predictor for Free .....	399
<i>Mongkol Ekpanyapong, Pinar Korkmaz, Hsien-Hsin S. Lee</i>	
Performance Impact of Different Data Value Predictors .....	414
<i>Yong Xiao, Kun Deng, Xingming Zhou</i>	

## Session 5B: Parallel Architecture and Programming

Heterogeneous Networks of Workstations .....	426
<i>SunHo Baek, KyuHo Lee, JunSeong Kim, John Morris</i>	
Finding High Performance Solution in Reconfigurable Mesh-Connected VLSI Arrays .....	440
<i>Jigang Wu, Thambipillai Srikanthan</i>	
Order Independent Transparency for Image Composition Parallel Rendering Machines .....	449
<i>Woo-Chan Park, Tack-Don Han, Sung-Bong Yang</i>	
An Authorization Architecture Oriented to Engineering and Scientific Computation in Grid Environments .....	461
<i>Changqin Huang, Guanghua Song, Yao Zheng, Deren Chen</i>	

## Session 6A: Microarchitecture Design and Evaluations

Validating Word-Oriented Processors for Bit and Multi-word Operations .....	473
<i>Ruby B. Lee, Xiao Yang, Zhijie Jerry Shi</i>	
Dynamic Fetch Engine for Simultaneous Multithreaded Processors .....	489
<i>Tzung-Rei Yang, Jong-Jiann Shieh</i>	
A Novel Rename Register Architecture and Performance Analysis .....	503
<i>Zhenyu Liu, Jiayue Qi</i>	

## Session 6B: Memory and I/O Systems

A New Hierarchy Cache Scheme Using RAM and Pagefile .....	515
<i>Rui-fang Liu, Change-sheng Xie, Zhi-hu Tan, Qing Yang</i>	

An Object-Oriented Data Storage System on Network-Attached Object Devices .....	527
<i>Youhui Zhang, Weimin Zheng</i>	

A Scalable and Adaptive Directory Scheme for Hardware Distributed Shared Memory .....	539
<i>Kiyofumi Tanaka, Toshihide Hagiwara</i>	

## **Session 7A: Potpourri**

A Compiler-Assisted On-Chip Assigned-Signature Control Flow Checking .....	554
<i>Xiaobin Li, Jean-Luc Gaudiot</i>	

A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel .....	568
<i>Woo-Chan Park, Tack-Don Han, Sung-Bong Yang</i>	

Efficient Buffer Allocation for Asynchronous Linear Pipelines by Design Space Localization .....	582
<i>Jeong-Gun Lee, Euiseok Kim, Jeong-A Lee, Eunok Paek</i>	

<b>Author Index</b> .....	597
---------------------------	-----

Advances in Computer Systems Architecture  
9th Asia-Pacific Conference, ACSAC 2004, Beijing,  
China, September 7-9, 2004, Proceedings  
Yew, P.-C.; Xue, J. (Eds.)  
2004, XVIII, 602 p., Softcover  
ISBN: 978-3-540-23003-8