

Table of Contents

Plenary Keynotes

FPGAs and the Era of Field Programmability	1
<i>W. Roelandts</i>	
Reconfigurable Systems Emerge.....	2
<i>N. Tredennick, B. Shimamoto</i>	
System-Level Design Tools Can Provide Low Cost Solutions in FPGAs: TRUE or FALSE?	12
<i>M. Dickinson</i>	

Organic and Biology Computing

Hardware Accelerated Novel Protein Identification	13
<i>A. Alex, J. Rose, R. Isserlin-Weinberger, C. Hogue</i>	
Large Scale Protein Sequence Alignment Using FPGA Reprogrammable Logic Devices	23
<i>S. Dydel, P. Bala</i>	

Security and Cryptography 1

A Key Management Architecture for Securing Off-Chip Data Transfers	33
<i>J. Graf, P. Athanas</i>	
FPGA Implementation of Biometric Authentication System Based on Hand Geometry	43
<i>C. López-Ongil, R. Sanchez-Reillo, J. Liu-Jimenez, F. Casado, L. Sánchez, L. Entrena</i>	

Platform Based Design

SoftSONIC: A Customisable Modular Platform for Video Applications...	54
<i>T. Rissa, P.Y.K. Cheung, W. Luk</i>	
Deploying Hardware Platforms for SoC Validation: An Industrial Case Study	64
<i>A. Bigot, F. Charpentier, H. Krupnova, I. Sans</i>	

Algorithms and Architectures

Algorithms and Architectures for Use in FPGA Implementations of Identity Based Encryption Schemes	74
<i>T. Kerins, E. Popovici, W. Marnane</i>	
Power Analysis Attacks Against FPGA Implementations of the DES	84
<i>F.-X. Standaert, S.B. Örs, J.-J. Quisquater, B. Preneel</i>	

Acceleration Application 1

Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer	95
<i>M. Gokhale, J. Frigo, C. Ahrens, J.L. Tripp, R. Minnich</i>	
Stochastic Simulation for Biochemical Reactions on FPGA	105
<i>M. Yoshimi, Y. Osana, T. Fukushima, H. Amano</i>	

Architecture 1

Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures	115
<i>A. Thomas, J. Becker</i>	
Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine	125
<i>F. Furtek, E. Hogenauer, J. Scheuermann</i>	
Improving FPGA Performance and Area Using an Adaptive Logic Module	135
<i>M. Hutton, J. Schleicher, D. Lewis, B. Pedersen, R. Yuan, S. Kaptanoglu, G. Baeckler, B. Ratchev, K. Padalia, M. Bourgeault, A. Lee, H. Kim, R. Saini</i>	
A Dual- V_{DD} Low Power FPGA Architecture	145
<i>A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, T. Tuan</i>	

Physical Design 1

Simultaneous Timing Driven Clustering and Placement for FPGAs	158
<i>G. Chen, J. Cong</i>	
Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis	168
<i>J. Anderson, S. Nag, K. Chaudhary, S. Kalman, C. Madabhushi, P. Cheng</i>	

Compact Buffered Routing Architecture	179
<i>A. Lodi, R. Giansante, C. Chiesa, L. Ciccarelli, F. Campi, M. Toma</i>	

On Optimal Irregular Switch Box Designs	189
<i>H. Fan, Y.-L. Wu, C.-C. Cheung, J. Liu</i>	

Arithmetic 1

Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation.....	200
<i>C.T. Ewe, P.Y.K. Cheung, G.A. Constantinides</i>	

Comparative Study of SRT-Dividers in FPGA	209
<i>G. Sutter, G. Bioul, J.-P. Deschamps</i>	

Second Order Function Approximation Using a Single Multiplication on FPGAs	221
<i>J. Detrey, F. de Dinechin</i>	

Efficient Modular Division Implementation (ECC over GF(p) Affine Coordinates Application)	231
<i>G. Meurice de Dormale, P. Bulens, J.-J. Quisquater</i>	

Multitasking

A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management	241
<i>J. Tabero, J. Septién, H. Mecha, D. Mozos</i>	

The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures	251
<i>S. Lange, M. Middendorf</i>	

Circuit Technology

A High-Density Optically Reconfigurable Gate Array Using Dynamic Method	261
<i>M. Watanabe, F. Kobayashi</i>	

Evolvable Hardware for Signal Separation and Noise Cancellation Using Analog Reconfigurable Device	270
<i>D. Keymeulen, R. Zebulum, A. Stoica, V. Duong, M.I. Ferguson</i>	

Memory 1

Implementing High-Speed Double-Data Rate (DDR) SDRAM Controllers on FPGA	279
<i>E. Picatoste-Olloqui, F. Cardells-Tormo, J. Sempere-Agullo, A. Herms-Berenguer</i>	

Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays	289
<i>F. Kocan, J. Meyer</i>	

Network Processing

A Modular System for FPGA-Based TCP Flow Processing in High-Speed Networks	301
<i>D.V. Schuehler, J.W. Lockwood</i>	

Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs	311
<i>Z.K. Baker, V.K. Prasanna</i>	

Testing

BIST Based Interconnect Fault Location for FPGAs	322
<i>N. Campregher, P.Y.K. Cheung, M. Vasilko</i>	

FPGAs BIST Evaluation	333
<i>A. Parreira, J.P. Teixeira, M.B. Santos</i>	

Applications

Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor	344
<i>C.J. Tavares, C. Bungardean, G.M. Matos, J.T. de Sousa</i>	

Evaluating Fault Emulation on FPGA	354
<i>P. Ellervee, J. Raik, V. Tihomirov, K. Tammemäe</i>	

Arithmetic 2

Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs	364
<i>D.-U. Lee, O. Mencer, D.J. Pearce, W. Luk</i>	

Multiple Restricted Multiplication	374
<i>N. Sidahao, G.A. Constantinides, P.Y.K. Cheung</i>	

Signal Processing 1

Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices	384
<i>U. Meyer-Bäse, S. Rao, J. Ramírez, A. García</i>	
A Steerable Complex Wavelet Construction and Its Implementation on FPGA	394
<i>C.-S. Bouganis, P.Y.K. Cheung, J. Ng, A.A. Bharath</i>	

Computational Models and Compiler

Programmable Logic Has More Computational Power than Fixed Logic	404
<i>G. Brebner</i>	
JHDLBits: The Merging of Two Worlds	414
<i>A. Poetter, J. Hunter, C. Patterson, P. Athanas, B. Nelson, N. Steiner</i>	
A System Level Resource Estimation Tool for FPGAs	424
<i>C. Shi, J. Hwang, S. McMillan, A. Root, V. Singh</i>	
The PowerPC Backend Molen Compiler	434
<i>E. Moscu Panainte, K. Bertels, S. Vassiliadis</i>	

Dynamic Reconfiguration 1

An Integrated Online Scheduling and Placement Methodology	444
<i>M. Handa, R. Vemuri</i>	
On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities	454
<i>M. Ullmann, M. Hübner, B. Grimm, J. Becker</i>	
Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor – An Approach to Tough Cases –	464
<i>H. Amano, T. Inuo, H. Kami, T. Fujii, M. Suzuki</i>	
Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters	474
<i>M.R. Boschetti, S. Bampi, I.S. Silva</i>	

Network and Optimization Algorithms

Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems	484
<i>Y. Sugawara, M. Inaba, K. Hiraki</i>	

Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2	494
<i>M.J. Canet, F. Vicedo, V.A.J. Valls, E.R. de Lima</i>	

Three-Dimensional Dynamic Programming for Homology Search	505
<i>Y. Yamaguchi, T. Maruyama, A. Konagaya</i>	

An Instance-Specific Hardware Algorithm for Finding a Maximum Clique	516
<i>S. Wakabayashi, K. Kikuchi</i>	

System-on-Chip 1

IP Generation for an FPGA-Based Audio DAC Sigma-Delta Converter	526
<i>R. Ludewig, O. Soffke, P. Zipf, M. Glesner, K.P. Pun, K.H. Tsoi, K.H. Lee, P. Leong</i>	

Automatic Creation of Reconfigurable PALs/PLAs for SoC.....	536
<i>M. Holland, S. Hauck</i>	

High Speed Design

A Key Agile 17.4 Gbit/sec Camellia Implementation	546
<i>D. Denning, J. Irvine, M. Devlin</i>	

High Performance True Random Number Generator in Altera Stratix FPLDs	555
<i>V. Fischer, M. Drutarovský, M. Šimka, N. Bochard</i>	

Security and Cryptography 2

A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays.....	565
<i>N. Pramstaller, J. Wolkerstorfer</i>	

Exploring Area/Delay Tradeoffs in an AES FPGA Implementation	575
<i>J. Zambreno, D. Nguyen, A. Choudhary</i>	

Architectures 2

Reconfigurable Instruction Set Extension for Enabling ECC on an 8-Bit Processor.....	586
<i>S. Kumar, C. Paar</i>	

Memory 2

Dynamic Prefetching in the Virtual Memory Window of Portable Reconfigurable Coprocessors	596
<i>M. Vuletić, L. Pozzi, P. Ienne</i>	
Storage Allocation for Diverse FPGA Memory Specifications	606
<i>D. Dagher, I. Ouass</i>	

Image Processing 1

Real Time Optical Flow Processing System	617
<i>J. Díaz, E. Ros, S. Mota, R. Carrillo, R. Agis</i>	
Methods and Tools for High-Resolution Imaging	627
<i>T. Todman, W. Luk</i>	

Network-on-Chip

Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation	637
<i>T.A. Bartic, D. Desmet, J.-Y. Mignolet, T. Marescaux, D. Verkest, S. Vernalde, R. Lauwereins</i>	
A Reconfigurable Recurrent Bitonic Sorting Network for Concurrently Accessible Data	648
<i>C. Layer, H.-J. Pfeiderer</i>	

Power Aware Design 1

A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems	658
<i>S. Mohanty, V.K. Prasanna</i>	
An Efficient Battery-Aware Task Scheduling Methodology for Portable RC Platforms	669
<i>J. Khan, R. Vemuri</i>	

IP-Based Design

HW/SW Co-design by Automatic Embedding of Complex IP Cores	679
<i>H. Lange, A. Koch</i>	
Increasing Pipelined IP Core Utilization in Process Networks Using Exploration	690
<i>C. Zissulescu, B. Kienhuis, E. Deprettere</i>	
Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs	700
<i>R. Siripokarpirom</i>	

SOC and RTOS: Managing IPs and Tasks Communications	710
<i>A. Segard, F. Verdier</i>	

Power Aware Design 2

The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays	719
<i>S.J.E. Wilton, S.-S. Ang, W. Luk</i>	

A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms	729
<i>J. Ou, V.K. Prasanna</i>	

Power-Driven Design Partitioning	740
<i>R. Mukherjee, S.O. Memik</i>	

Power Consumption Reduction Through Dynamic Reconfiguration	751
<i>M.G. Lorenz, L. Mengibar, M.G. Valderas, L. Entrena</i>	

Coprocessing Architectures

The XPP Architecture and Its Co-simulation Within the Simulink Environment	761
<i>M. Petrov, T. Murgan, F. May, M. Vorbach, P. Zipf, M. Glesner</i>	

An FPGA Based Coprocessor for the Classification of Tissue Patterns in Prostatic Cancer	771
<i>M.A. Tahir, A. Bouridane, F. Kurugollu</i>	

Increasing ILP of RISC Microprocessors Through Control-Flow Based Reconfiguration	781
<i>S. Köhler, J. Braunes, T. Preußner, M. Zabel, R.G. Spallek</i>	

Using of FPGA Coprocessor for Improving the Execution Speed of the Pattern Recognition Algorithm for ATLAS – High Energy Physics Experiment	791
<i>C. Hinkelbein, A. Khomich, A. Kugel, R. Männer, M. Müller</i>	

Embedded Tutorials

Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs	801
<i>B. Blodget, C. Bobda, M. Huebner, A. Niyonkuru</i>	

SystemC for the Design and Modeling of Programmable Systems	811
<i>A. Donlin, A. Braun, A. Rose</i>	

An Evolvable Hardware Tutorial	821
<i>J. Torresen</i>	

Dynamic Reconfiguration 2

A Runtime Environment for Reconfigurable Hardware Operating Systems	831
<i>H. Walder, M. Platzner</i>	
A Dynamically Reconfigurable Asynchronous FPGA Architecture	836
<i>X. Jia, J. Rajagopalan, R. Vemuri</i>	
Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures	842
<i>B. Griesse, E. Vonnahme, M. Porrmann, U. Rückert</i>	

Physical Design 2

Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices	847
<i>A. Ahmadinia, C. Bobda, S.P. Fekete, J. Teich, J.C. van der Veen</i>	
Optimizing the Performance of the Simulated Annealing Based Placement Algorithms for Island-Style FPGAs	852
<i>A. Danilin, S. Sawitzki</i>	
Automating the Layout of Reconfigurable Subsystems via Template Reduction	857
<i>S. Phillips, A. Sharma, S. Hauck</i>	

Acceleration Application 2

FPGA Acceleration of Rigid Molecule Interactions	862
<i>T. Van Court, Y. Gu, M. Herbordt</i>	
Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path	868
<i>M.D. Galanis, G. Theodoridis, S. Tragoudas, D. Soudris, C.E. Goutis</i>	
Exploring Potential Benefits of 3D FPGA Integration	874
<i>C. Ababei, P. Maidee, K. Bazargan</i>	

System Level Design

System-Level Modeling of Dynamically Reconfigurable Co-processors	881
<i>Y. Qu, K. Tiensyrjä, K. Masselos</i>	
A Development Support System for Applications That Use Dynamically Reconfigurable Hardware	886
<i>J. Canas Ferreira, J. Silva Matos</i>	

Physical Interconnect

Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures.....	891
<i>N. Bansal, S. Gupta, N. Dutt, A. Nicolau, R. Gupta</i>	
Analysis of a Hybrid Interconnect Architecture for Dynamically Reconfigurable FPGAs.....	900
<i>R. Huang, M. Handa, R. Vemuri</i>	

Computational Models

Mapping Basic Recursive Structures to Runtime Reconfigurable Hardware	906
<i>H. ElGindy, G. Ferizis</i>	
Implementation of the Extended Euclidean Algorithm for the Tate Pairing on FPGA	911
<i>T. Ito, Y. Shibata, K. Oguri</i>	

Acceleration Applications 3

Java Technology in an FPGA.....	917
<i>M. Schoeberl</i>	
Hardware/Software Implementation of FPGA-Targeted Matrix-Oriented SAT Solvers	922
<i>V. Sklyarov, I. Skliarova, B. Pimentel, J. Arrais</i>	
The Chess Monster Hydra	927
<i>C. Donninger, U. Lorenz</i>	

Arithmetic 3

FPGA-Efficient Hybrid LUT/CORDIC Architecture.....	933
<i>I. Janiszewski, H. Meuth, B. Hoppe</i>	
A Multiplexer-Based Concept for Reconfigurable Multiplier Arrays	938
<i>O.A. Pfänder, R. Hacker, H.-J. Pfeiderer</i>	
Design and Implementation of a CFAR Processor for Target Detection.....	943
<i>C. Torres-Huitzil, R. Cumplido-Parra, S. López-Estrada</i>	

Signal Processing 2

A Parallel FFT Architecture for FPGAs	948
<i>J. Palmer, B. Nelson</i>	

FPGA Custom DSP for ECG Signal Analysis and Compression	954
<i>M.M. Peiró, F. Ballester, G. Paya, J. Belenguer, R. Colom, R. Gadea</i>	

FPGA Implementation of Adaptive Multiuser Detector for DS-CDMA Systems	959
<i>Q.-T. Ho, D. Massicotte</i>	

System-on-Chip 2

Simulation Platform for Architectural Verification and Performance Analysis in Core-Based SoC Design	965
<i>U. Bidarte, A. Astarloa, J.L. Martín, J. Andreu</i>	

A Low Power FPAA for Wide Band Applications	970
<i>E. Schüler, L. Carro</i>	

Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs	975
<i>E.L. Horta, J.W. Lockwood</i>	

Image Processing 2

Real-Time Computation of the Generalized Hough Transform	980
<i>T. Maruyama</i>	

Minimum Sum of Absolute Differences Implementation in a Single FPGA Device	986
<i>J. Olivares, J. Hormigo, J. Villalba, I. Benavides</i>	

Design and Efficient FPGA Implementation of an RGB to YCrCb Color Space Converter Using Distributed Arithmetic	991
<i>F. Bensaali, A. Amira</i>	

Cryptography and Compression

High Throughput Serpent Encryption Implementation	996
<i>J. Lázaro, A. Astarloa, J. Arias, U. Bidarte, C. Cuadrado</i>	

Implementation of Elliptic Curve Cryptosystems over $GF(2^n)$ in Optimal Normal Basis on a Reconfigurable Computer	1001
<i>S. Bajracharya, C. Shu, K. Gaj, T. El-Ghazawi</i>	

Wavelet-Based Image Compression on the Reconfigurable Computer ACE-V	1006
<i>H. Gädke, A. Koch</i>	

Network Applications and Architectures

A Reconfigurable Communication Processor Compatible with Different Industrial Fieldbuses	1011
<i>M.D. Valdés, M.Ángel Domínguez, M.J. Moure, C. Quintáns</i>	
Multithreading in a Hyper-programmable Platform for Networked Systems	1017
<i>P. James-Roxby, G. Brebner</i>	
An Environment for Exploring Data-Driven Architectures	1022
<i>R. Ferreira, J.M.P. Cardoso, H.C. Neto</i>	
FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T	1027
<i>C. Mannino, H. Rabah, C. Tanougast, Y. Berviller, M. Janiaut, S. Weber</i>	

Network on Chip and Adaptive Architectures

A Dynamic NoC Approach for Communication in Reconfigurable Devices	1032
<i>C. Bobda, M. Majer, D. Koch, A. Ahmadinia, J. Teich</i>	
Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems	1037
<i>M. Huebner, M. Ullmann, L. Braun, A. Klausmann, J. Becker</i>	
FiPre: An Implementation Model to Enable Self-Reconfigurable Applications	1042
<i>L. Möller, N. Calazans, F. Moraes, E. Brião, E. Carvalho, D. Camozzato</i>	
A Structured Methodology for System-on-an-FPGA Design	1047
<i>P. Sedcole, P.Y.K. Cheung, G.A. Constantinides, W. Luk</i>	

Debugging and Test

Secure Logic Synthesis	1052
<i>K. Tiri, I. Verbauwhede</i>	
Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic Insertion	1057
<i>M.G. Valderas, E. del Torre, F. Ariza, T. Riesgo</i>	

The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead	1062
---	------

*J. Tombs, M.A.A. Echanóve, F. Muñoz, V. Baena, A. Torralba,
A. Fernandez-León, F. Tortosa*

Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory	1067
---	------

A. Krasniewski

Organic and Biology Computing (Poster)

FPGA Implementation of a Neuromimetic Cochlea for a Bionic Bat Head	1073
--	------

C. Clarke, L. Qiang, H. Peremans, Á. Hernández

FPGA-Based Computation for Maximum Likelihood Phylogenetic Tree Evaluation	1076
---	------

T.S.T. Mak, K.P. Lam

Processing Repetitive Sequence Structures with Mismatches at Streaming Rate	1080
--	------

A.A. Conti, T. Van Court, M.C. Herbordt

Artificial Neural Networks Processor – A Hardware Implementation Using a FPGA	1084
--	------

P. Ferreira, P. Ribeiro, A. Antunes, F.M. Dias

FPGA Implementation of the Ridge Line Following Fingerprint Algorithm	1087
--	------

E. Cantó, N. Canyellas, M. Fons, F. Fons, M. López

Security and Cryptography (Poster)

A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals	1090
--	------

T. Pionteck, T. Stiefmeier, T.R. Staake, M. Glesner

Flow Monitoring in High-Speed Networks with 2D Hash Tables	1093
--	------

D. Nguyen, J. Zambreno, G. Memik

A VHDL Generator for Elliptic Curve Cryptography	1098
--	------

K. Järvinen, M. Tømmiska, J. Skyttä

FPGA-Based Parallel Comparison of Run-Length-Encoded Strings	1101
--	------

A. Bogliolo, V. Freschi, F. Miglioli, M. Canella

Real Environments Image Labelling Based on Reconfigurable Architectures	1104
--	------

J.M. García Chamizo, A. Fuster Guilló, J. Azorín López

Mapping and Compilers (Poster)

Object Oriented Programming Paradigms for the VHDL	1107
<i>J. Borgosz</i>	
Using Reconfigurable Hardware Through Web Services in Distributed Applications	1110
<i>I. Gonzalez, J. Sanchez-Pastor, J.L. Hernandez-Ardieta, F.J. Gomez-Arribas, J. Martinez</i>	
Data Reuse in Configurable Architectures with RAM Blocks	1113
<i>N. Baradaran, J. Park, P.C. Diniz</i>	
A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development	1116
<i>K. Siozios, G. Koutroumpetis, K. Tatas, D. Soudris, A. Thanailakis</i>	
AAA and SynDEx-Ic: A Methodology and a Software Framework for the Implementation of Real-Time Applications onto Reconfigurable Circuits	1119
<i>P. Niang, T. Grandpierre, M. Akil, Y. Sorel</i>	

Architectures (Poster)

A Self-Reconfiguration Framework for Multiprocessor CSoPCs	1124
<i>A. Astarloa, J. Lázaro, U. Bidarte, J.L. Martín, A. Zuloaga</i>	
A Virtual File System for Dynamically Reconfigurable FPGAs	1127
<i>A. Donlin, P. Lysaght, B. Blodget, G. Troeger</i>	
Virtualizing the Dimensions of a Coarse-Grained Reconfigurable Array	1130
<i>T. Ristimäki, J. Nurmi</i>	
Design and Implementation of the Memory Scheduler for the PC-Based Router	1133
<i>T. Marek, M. Novotný, L. Crha</i>	

Algorithms and IP (Poster)

Analog Signal Processing Reconfiguration for Systems-on-Chip Using a Fixed Analog Cell Approach	1136
<i>E.E. Fabris, L. Carro, S. Bampi</i>	
Intellectual Property Protection for RNS Circuits on FPGAs	1139
<i>L. Parrilla, E. Castillo, A. García, A. Lloris</i>	

FPGA Implementation of a Tool Breakage Detection Algorithm in CNC Milling Machines	1142
---	------

R. deJ. Romero-Troncoso, G.H. Ruiz

Implementation of a 3-D Switching Median Filtering Scheme with an Adaptive LUM-Based Noise Detector	1146
--	------

M. Drutarovský, V. Fischer

Using Logarithmic Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in FPGA	1149
--	------

J. Schier, A. Heřmánek

Image Processing (Poster)

FPGA Implementation of a Vision-Based Motion Estimation Algorithm for an Underwater Robot	1152
--	------

V. Ila, R. Garcia, F. Charot, J. Batlle

Real-Time Detection of Moving Objects	1155
---	------

H. Niitsuma, T. Maruyama

Real-Time Visual Motion Detection of Overtaking Cars for Driving Assistance Using FPGAs	1158
--	------

*S. Mota, E. Ros, J. Díaz, E.M. Ortigosa, R. Agis,
R. Carrillo*

Versatile Imaging Architecture Based on a System on Chip	1162
--	------

P. Chalimbaud, F. Berry

A Hardware Implementation of a Content Based Image Retrieval Algorithm	1165
---	------

C. Skarpathiotis, K.R. Dimond

PhD Forum (Poster)

Optimization Algorithms for Dynamic Reconfigurable Embedded Systems	1168
--	------

A. Ahmadinia

Low Power Reconfigurable Devices	1169
--	------

A. Gayasen

Code Re-ordering for a Class of Reconfigurable Microprocessors	1170
--	------

B.F. Veale, J.K. Antonio, M.P. Tull

Design Space Exploration for Distributed Hardware Reconfigurable Systems	1171
---	------

C. Haubelt

XXVIII Table of Contents

TPR: Three-D Place and Route for FPGAs	1172
<i>C. Ababei</i>	
Implementing Graphics Shaders Using FPGAs	1173
<i>D.B. Thomas, W. Luk</i>	
Preemptive Hardware Task Management	1174
<i>D. Koch</i>	
Automated Speculation and Parallelism in High Performance Network Applications	1175
<i>G. Schelle, D. Grunwald</i>	
Automated Mapping of Coarse-Grain Pipelined Applications to FPGA Systems	1176
<i>H.E. Ziegler</i>	
A Specific Scheduling Flow for Dynamically Reconfigurable Hardware	1178
<i>J. Resano</i>	
Design and Evaluation of an FPGA Architecture for Software Protection	1180
<i>J. Zambreno</i>	
Scalable Defect Tolerance Beyond the SIA Roadmap	1181
<i>M. Mishra</i>	
Run-Time Reconfiguration Management for Adaptive High-Performance Computing Systems	1183
<i>M. Taher, T. El-Ghazawi</i>	
Optimized Field Programmable Gate Array Based Function Evaluation	1184
<i>N. Sidahao</i>	
MemMap-pd: Performance Driven Technology Mapping Algorithm for FPGAs with Embedded Memory Blocks	1185
<i>R. Manimegalai, A. ManojKumar, B. Jayaram, V. Kamakoti</i>	
A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware	1186
<i>R.C.C. Cheung</i>	
On Computing Maximum Likelihood Phylogeny Using FPGA	1188
<i>T.S.T. Mak, K.P. Lam</i>	
Minimising Reconfiguration Overheads in Embedded Applications	1189
<i>U. Malik</i>	

Application Specific Small-Scale Reconfigurability	1190
<i>V.V. Kumar</i>	
Efficient FPGA-Based Security Kernels	1191
<i>Z.K. Baker</i>	
Author Index	1193

Field Programmable Logic and Application
14th International Conference , FPL 2004, Leuven,
Belgium, August 30-September 1, 2004, Proceedings
Becker, J.; Platzner, M.; Vernalde, S. (Eds.)
2004, LVIII, 1202 p., Softcover
ISBN: 978-3-540-22989-6