

Table of Contents

Keynote Speech

Connecting E-Dreams to Deep-Submicron Realities	1
<i>Hugo De Man</i>	

Invited Talks

Design Methodology for Rapid Development of SoC ICs Based on an Innovative System Architecture with Emphasis to Timing Closure and Power Consumption Optimization	2
<i>Nick Kanopoulos</i>	
Low-Voltage Embedded RAMs – Current Status and Future Trends	3
<i>Kiyoo Itoh, Kenichi Osada, Takayuki Kawahara</i>	
Adaptive Subthreshold Leakage Reduction Through N/P Wells Reverse Biasing	16
<i>Carlo Dallavalle</i>	

Embedded Tutorials

Leakage in CMOS Circuits – An Introduction	17
<i>D. Helms, E. Schmidt, W. Nebel</i>	
The Certainty of Uncertainty: Randomness in Nanometer Design	36
<i>Hongliang Chang, Haifeng Qian, Sachin S.apatnekar</i>	

Session 1: Buses and Communication

Crosstalk Cancellation for Realistic PCB Buses	48
<i>Jihong Ren, Mark R. Greenstreet</i>	
A Low-Power Encoding Scheme for GigaByte Video Interfaces	58
<i>Sabino Salerno, Enrico Macii, Massimo Poncino</i>	
Dynamic Wire Delay and Slew Metrics for Integrated Bus Structures	69
<i>Markus Tahedl, Hans-Jörg Pfeleiderer</i>	
Perfect 3-Limited-Weight Code for Low Power I/O	79
<i>Mircea R. Stan, Yan Zhang</i>	
A High-Level DSM Bus Model for Accurate Exploration of Transmission Behaviour and Power Estimation of Global System Buses	90
<i>Claudia Kretzschmar, Torsten Bitterlich, Dietmar Müller</i>	

Session 2: Circuits and Devices (I)

Performance Metric Based Optimization Protocol	100
<i>X. Michel, A. Verle, P. Maurine, N. Azémard, D. Auvergne</i>	
Temperature Dependence in Low Power CMOS UDSM Process	110
<i>B. Lasbouygues, R. Wilson, P. Maurine, N. Azémard, D. Auvergne</i>	
Yield Optimization by Means of Process Parameters Estimation: Comparison Between ABB and ASV Techniques	119
<i>Mauro Olivieri, Mirko Scarana, Giuseppe Scotti, Alessandro Trifiletti</i>	
High Yield Standard Cell Libraries: Optimization and Modeling	129
<i>Nicola Dragone, Michele Quarantelli, Massimo Bertoletti, Carlo Guardiani</i>	
A Study of Crosstalk Through Bonding and Package Parasitics in CMOS Mixed Analog-Digital Circuits	138
<i>Gabriella Trucco, Giorgio Boselli, Valentino Liberali</i>	

Session 3: Low Power (I)

Sleepy Stack Reduction of Leakage Power	148
<i>Jun Cheol Park, Vincent J. Mooney III, Philipp Pfeifferberger</i>	
A Cycle-Accurate Energy Estimator for CMOS Digital Circuits	159
<i>Eunseok Song, Young-Kil Park, Soon Kwon, Soo-Ik Chae</i>	
Leakage Reduction at the Architectural Level and Its Application to 16 Bit Multiplier Architectures	169
<i>Christian Schuster, Jean-Luc Nagel, Christian Piguet, Pierre-André Farine</i>	
Reducing Cross-Talk Induced Power Consumption and Delay	179
<i>André K. Nieuwland, Atul Katoch, Maurice Meijer</i>	
Investigation of Low-Power Low-Voltage Circuit Techniques for a Hybrid Full-Adder Cell	189
<i>Ilham Hassoune, Amaury Neve, Jean-Didier Legat, Denis Flandre</i>	
Leakage Power Analysis and Comparison of Deep Submicron Logic Gates	198
<i>Geoff Merrett, Bashir M. Al-Hashimi</i>	

Session 4: Architectures

Threshold Mean Larger Ratio Motion Estimation in MPEG Encoding Using LNS	208
<i>Jie Ruan, Mark G. Arnold</i>	

Energy- and Area-Efficient Deinterleaving Architecture for High-Throughput Wireless Applications	218
<i>Armin Wellig, Julien Zory, Norbert Wehn</i>	
Register Isolation for Synthesizable Register Files	228
<i>Matthias Müller, Andreas Wortmann, Dominik Mader, Sven Simon</i>	
Discrete-Event Modeling and Simulation of Superscalar Microprocessor Architectures	238
<i>C. Brandolese, W. Fornaciari, F. Salice</i>	
Design of High-Speed Low-Power Parallel-Prefix VLSI Adders	248
<i>G. Dimitrakopoulos, P. Kolovos, P. Kalogerakis, D. Nikolos</i>	
Session 5: Asynchronous Circuits	
GALSification of IEEE 802.11a Baseband Processor	258
<i>Miloš Krstić, Eckhard Grass</i>	
TAST Profiler and Low Energy Asynchronous Design Methodology	268
<i>Kamel Slimani, Yann Rémond, Gilles Sicard, Marc Renaudin</i>	
Low Latency Synchronization Through Speculation	278
<i>D.J. Kinniment, A.V. Yakovlev</i>	
Minimizing the Power Consumption of an Asynchronous Multiplier	289
<i>Yijun Liu, Steve Furber</i>	
A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling	301
<i>T. Bjerregaard, S. Mahadevan, J. Sparsø</i>	
Session 6: System Design	
L0 Cluster Synthesis and Operation Shuffling	311
<i>Murali Jayapala, Tom Vander Aa, Francisco Barat, Francky Catthoor, Henk Corporaal, Geert Deconinck</i>	
On Combined DVS and Processor Evaluation	322
<i>Anders Brødløs Olsen, Finn Büttner, Peter Koch</i>	
A Multi-level Validation Methodology for Wireless Network Applications	332
<i>C. Drosos, L. Bisdounis, D. Metafas, S. Blionas, A. Tatsaki</i>	
SoftExplorer: Estimation, Characterization, and Optimization of the Power and Energy Consumption at the Algorithmic Level	342
<i>Eric Senn, Johann Laurent, Nathalie Julien, Eric Martin</i>	

Run-Time Software Monitor of the Power Consumption of Wireless Network Interface Cards	352
<i>Emanuele Lattanzi, Andrea Acquaviva, Alessandro Bogliolo</i>	

Towards a Software Power Cost Analysis Framework Using Colored Petri Net	362
<i>Meuse N. Oliveira Júnior, Paulo R. Martins Maciel, Raimundo S. Barreto, Fernando F. Carvalho</i>	

Session 7: Circuits and Devices (II)

A 260ps Quasi-static ALU in 90nm CMOS	372
<i>F. Pessolano, R.I.M.P. Meijer</i>	

Embedded EEPROM Speed Optimization Using System Power Supply Resources	381
<i>Jean-Michel Daga, Caroline Papaix, Marylene Combe, Emmanuel Racape, Vincent Sialelli</i>	

Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption	392
<i>Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel</i>	

A Predictive Synchronizer for Periodic Clock Domains	402
<i>Uri Frank, Ran Ginosar</i>	

Power Supply Net for Adiabatic Circuits	413
<i>Jürgen Fischer, Ettore Amirante, Agnese Bargagli-Stoffi, Philip Teichmann, Dominik Gruber, Doris Schmitt-Landsiedel</i>	

Session 8: Interconnect and Physical Design

A Novel Layout Approach Using Dual Supply Voltage Technique on Body-Tied PD-SOI	423
<i>Kazuki Fukuoka, Masaaki Iijima, Kenji Hamada, Masahiro Numa, Akira Tada</i>	

Simultaneous Wire Sizing and Decoupling Capacitance Budgeting for Robust On-Chip Power Delivery	433
<i>Jingjing Fu, Zuying Luo, Xianlong Hong, Yici Cai, Sheldon X.-D. Tan, Zhu Pan</i>	

An Efficient Low-Degree RMST Algorithm for VLSI/ULSI Physical Design	442
<i>Yin Wang, Xianlong Hong, Tong Jing, Yang Yang, Xiaodong Hu, Guiying Yan</i>	

Wirelength Reduction Using 3-D Physical Design	453
<i>Idris Kaya, Silke Salewski, Markus Olbrich, Erich Barke</i>	

On Skin Effect in On-Chip Interconnects	463
<i>Daniel A. Andersson, Lars “J” Svensson, Per Larsson-Edefors</i>	

Session 9: Security and Safety

A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits	471
<i>D. Shang, F. Burns, A. Bystrov, A. Koelmans, D. Sokolov, A. Yakovlev</i>	

A Power Consumption Randomization Countermeasure for DPA-Resistant Cryptographic Processors	481
<i>Marco Bucci, Michele Guglielmo, Raimondo Luzzi, Alessandro Trifiletti</i>	

A Flexible and Accurate Energy Model of an Instruction-Set Simulator for Secure Smart Card Software Design	491
<i>Ulrich Neffe, Klaus Rothbart, Christian Steger, Reinhold Weiss, Edgar Rieger, Andreas Muehlberger</i>	

The Impact of Low-Power Techniques on the Design of Portable Safety-Critical Systems	501
<i>Athanasios P. Kakarountas, Vassilis Spiliotopoulos, Spiros Nikolaidis, Costas E. Goutis</i>	

Session 10: Low Power (II)

Modular Construction and Power Modelling of Dynamic Memory Managers for Embedded Systems	510
<i>David Atienza, Stylianos Mamagkakis, Francky Catthoor, J.M. Mendias, D. Soudris</i>	

PIRATE: A Framework for Power/Performance Exploration of Network-on-Chip Architectures	521
<i>Gianluca Palermo, Cristina Silvano</i>	

Power Consumption of Performance-Scaled SIMD Processors	532
<i>Anteneh A. Abbo, Richard P. Kleihorst, Vishal Choudhary, Leo Sevat</i>	

Low Effort, High Accuracy Network-on-Chip Power Macro Modeling	541
<i>Andrea Bona, Vittorio Zaccaria, Roberto Zafalon</i>	

Exploiting Dynamic Workload Variation in Offline Low Energy Voltage Scheduling	553
<i>Lap-Fai Leung, Chi-Ying Tsui, Xiaobo Sharon Hu</i>	

Session 11: Low-Power Processing (Poster)

Design of a Power/Performance Efficient Single-Loop Sigma-Delta Modulator for Wireless Receivers	564
<i>Ana Rusu, Alexei Borodenkov, Mohammed Ismail, Hannu Tenhunen</i>	
Power Aware Dividers in FPGA	574
<i>Gustavo Sutter, Jean-Pierre Deschamps, Gery Bioul, Eduardo Boemo</i>	
A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-Chip Buses	585
<i>Zahid Khan, Tughrul Arslan, Ahmet T. Erdogan</i>	
The Effect of Data-Reuse Transformations on Multimedia Applications for Different Processing Platforms	593
<i>N. Vassiliadis, A. Chormoviti, N. Kavvadias, S. Nikolaidis</i>	
Low Power Co-design Tool and Power Optimization of Schedules and Memory System	603
<i>Patricia Guillon-Ouhamou, Hanene Ben Fradj, Cécile Belleudy, Michel Auguin</i>	
Hardware Building Blocks of a Mixed Granularity Reconfigurable System-on-Chip Platform	613
<i>K. Masselos, S. Blionas, J-Y. Mignolet, A. Foster, D. Soudris, S. Nikolaidis</i>	
Enhancing GALS Processor Performance Using Data Classification Based on Data Latency	623
<i>S. López, O. Garnica, J.M. Colmenar</i>	
Application Analysis with Integrated Identification of Complex Instructions for Configurable Processors	633
<i>Nikolaos Kavvadias, Spiridon Nikolaidis</i>	
Power Modeling, Estimation, and Optimization for Automated Co-design of Real-Time Embedded Systems	643
<i>Amjad Mohsen, Richard Hofmann</i>	
Mapping Computational Intensive Applications to a New Coarse-Grained Reconfigurable Data-Path	652
<i>M.D. Galanis, G. Theodoridis, S. Tragoudas, D. Soudris, C.E. Goutis</i>	
Power Estimation for Ripple-Carry Adders with Correlated Input Data	662
<i>Kenny Johansson, Oscar Gustafsson, Lars Wanhammar</i>	
LPVIP: A Low-Power ROM-Less ALU for Low-Precision LNS	675
<i>Mark G. Arnold</i>	

Session 12: Digital Design (Poster)

Low Level Adaptive Frequency in Synthesis of High Speed Digital Circuits	685
<i>Leonardo Valencia</i>	
A Novel Mechanism for Delay-Insensitive Data Transfer Based on Current-Mode Multiple Valued Logic	691
<i>Myeong-Hoon Oh, Dong-Soo Har</i>	
Pipelines in Dynamic Dual-Rail Circuits	701
<i>Jing-ling Yang, Chiu-sing Choy, Cheong-fat Chan, Kong-pong Pun</i>	
Optimum Buffer Size for Dynamic Voltage Processors	711
<i>Ali Manzak, Chaitali Chakrabarti</i>	
Design Optimization with Automated Cell Generation	722
<i>A. Landrault, N. Azémard, P. Maurine, M. Robert, D. Auvergne</i>	
A New Transistor Folding Algorithm Applied to an Automatic Full-Custom Layout Generation Tool	732
<i>Fabricio B. Bastian, Cristiano Lazzari, Jose Luis Guntzel, Ricardo Reis</i>	
A Novel Constant-Time Fault-Secure Binary Counter	742
<i>Dimitris Karatasos, Athanasios Kakarountas, George Theodoridis, Costas Goutis</i>	
Buffer Sizing for Crosstalk Induced Delay Uncertainty	750
<i>Dimitrios Velenis, Eby G. Friedman</i>	
Optimal Logarithmic Representation in Terms of SNR Behavior	760
<i>P. Vouzis, V. Paliouras</i>	
A New Logic Transformation Method for Both Low Power and High Testability	770
<i>Y.S. Son, J.W. Na</i>	
Energy-Efficient Hardware Architecture for Variable N-point 1D DCT ...	780
<i>Andrew Kinane, Valentin Muresan, Noel O'Connor, Noel Murphy, Sean Marlow</i>	

Session 13: Modeling and Simulation (Poster)

Two Level Compact Simulation Methodology for Timing Analysis of Power-Switched Circuits	789
<i>Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel</i>	

A Generic Timing Mechanism for Using the APPLES Gate-Level Simulator in a Mixed-Level Simulation Environment	799
<i>Alexander Maili, Damian Dalton, Christian Steger</i>	
Modeling Temporal and Spatial Power Supply Voltage Variation for Timing Analysis	809
<i>Howard Chen, Daniel Ostapko</i>	
On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects	819
<i>T. Murgan, A. García Ortiz, C. Schlachta, H. Zimmer, M. Petrov, M. Glesner</i>	
Signal Sampling Based Transition Modeling for Digital Gates Characterization	829
<i>Alejandro Millán, Jorge Juan, Manuel J. Bellido, Paulino Ruiz-de-Clavijo, David Guerrero, Enrique Ostúa</i>	
Physical Extension of the Logical Effort Model	838
<i>B. Lasbouygues, R. Wilson, P. Maurine, N. Azémard, D. Auvergne</i>	
An Extended Transition Energy Cost Model for Buses in Deep Submicron Technologies	849
<i>Peter Caputa, Henrik Fredriksson, Martin Hansson, Stefan Andersson, Atila Alvandpour, Christer Svensson</i>	
Moment-Based Estimation of Switching Activity for Correlated Distributions	859
<i>Alberto García-Ortiz, Tudor Murgan, Manfred Glesner</i>	
Table-Based Total Power Consumption Estimation of Memory Arrays for Architects	869
<i>Minh Q. Do, Per Larsson-Edefors, Lars Bengtsson</i>	
A Physically Oriented Model to Quantify the Noise-on-Delay Effect	879
<i>Tobias Gemmeke, Tobias G. Noll</i>	
Noise Margin in Low Power SRAM Cells	889
<i>S. Cserveny, J.-M. Masgonty, C. Piguet</i>	
Delay Evaluation of High Speed Data-Path Circuits Based on Threshold Logic	899
<i>Peter Celinski, Derek Abbott, Sorin D. Cotofana</i>	
Author Index	907

Integrated Circuit and System Design
Power and Timing Modeling, Optimization and
Simulation; 14th International Workshop, PATMOS 2004,
Santorini, Greece, September 15-17, 2004,
Proceedings
Macii, E.; Paliouras, V.; Koufopavlou, O. (Eds.)
2004, XVI, 916 p., Softcover
ISBN: 978-3-540-23095-3