

Table of Contents

Keynote Speech

Games for Formal Design and Verification of Reactive Systems	1
<i>Rajeev Alur</i>	
Evolution of Model Checking into the EDA Industry	2
<i>Robert P. Kurshan</i>	
Abstraction Refinement	7
<i>Pei-Hsin Ho</i>	

Invited Speech

Tools for Automated Verification of Web Services	8
<i>Tevfik Bultan, Xiang Fu, Jianwen Su</i>	
Theorem Proving Languages for Verification	11
<i>Jean-Pierre Jouannaud</i>	
An Automated Rigorous Review Method for Verifying and Validating Formal Specifications	15
<i>Shaoying Liu</i>	

Papers

Toward Unbounded Model Checking for Region Automata	20
<i>Fang Yu, Bow-Yaw Wang</i>	
Search Space Partition and Case Basis Exploration for Reducing Model Checking Complexity	34
<i>Bai Su, Wenhui Zhang</i>	
Synthesising Attacks on Cryptographic Protocols	49
<i>David Sinclair, David Gray, Geoff Hamilton</i>	
Büchi Complementation Made Tighter	64
<i>Ehud Friedgut, Orna Kupferman, Moshe Y. Vardi</i>	
SAT-Based Verification of Safe Petri Nets	79
<i>Shougo Ogata, Tatsuhiro Tsuchiya, Tohru Kikuno</i>	
Disjunctive Invariants for Numerical Systems	93
<i>Jérôme Leroux</i>	

Validity Checking for Quantifier-Free First-Order Logic with Equality Using Substitution of Boolean Formulas	108
<i>Atsushi Moritomo, Kiyoharu Hamaguchi, Toshinobu Kashiwabara</i>	
Fair Testing Revisited: A Process-Algebraic Characterisation of Conflicts	120
<i>Robi Malik, David Streader, Steve Reeves</i>	
Exploiting Symmetries for Testing Equivalence in the Spi Calculus	135
<i>Ivan Cibrario B., Luca Durante, Riccardo Sisto, Adriano Valenzano</i>	
Using Block-Local Atomicity to Detect Stale-Value Concurrency Errors	150
<i>Cyrille Artho, Klaus Havelund, Armin Biere</i>	
Abstraction-Based Model Checking Using Heuristical Refinement	165
<i>Kairong Qian, Albert Nymeyer</i>	
A Global Timed Bisimulation Preserving Abstraction for Parametric Time-Interval Automata	179
<i>Tadaaki Tanimoto, Suguru Sasaki, Akio Nakata, Teruo Higashino</i>	
Design and Evaluation of a Symbolic and Abstraction-Based Model Checker	196
<i>Serge Haddad, Jean-Michel Ilié, Kais Klai</i>	
Component-Wise Instruction-Cache Behavior Prediction	211
<i>Abdur Rakib, Oleg Parshin, Stephan Thesing, Reinhard Wilhelm</i>	
Validating the Translation of an Industrial Optimizing Compiler	230
<i>I. Gordin, R. Leviathan, A. Pnueli</i>	
Composition of Accelerations to Verify Infinite Heterogeneous Systems	248
<i>Sébastien Bardin, Alain Finkel</i>	
Hybrid System Verification Is Not a Sinecure (The Electronic Throttle Control Case Study)	263
<i>Ansgar Fehnker, Bruce H. Krogh</i>	
Providing Automated Verification in HOL Using MDGs	278
<i>Tarek Mhamdi, Sofiène Tahar</i>	
Specification, Abduction, and Proof	294
<i>Konstantine Arkoudas</i>	
Introducing Structural Dynamic Changes in Petri Nets: Marked-Controlled Reconfigurable Nets	310
<i>Marisa Llorens, Javier Oliver</i>	

Typeness for ω -Regular Automata	324
<i>Orna Kupferman, Gila Morgenstern, Aniello Murano</i>	
Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits	339
<i>Denduang Pradubsuwun, Tomohiro Yoneda, Chris Myers</i>	
Mutation Coverage Estimation for Model Checking.....	354
<i>Te-Chang Lee, Pao-Ann Hsiung</i>	
Modular Model Checking of Software Specifications with Simultaneous Environment Generation	369
<i>Claudio de la Riva, Javier Tuya</i>	
Rabin Tree and Its Application to Group Key Distribution	384
<i>Hiroaki Kikuchi</i>	
Using Overlay Networks to Improve VoIP Reliability	392
<i>M. Karol, P. Krishnan, J.J. Li</i>	
Integrity-Enhanced Verification Scheme for Software-Intensive Organizations	402
<i>Wen-Kui Chang, Chun-Yuan Chen</i>	
RCGES: Retargetable Code Generation for Embedded Systems	415
<i>Trong-Yen Lee, Yang-Hsin Fan, Tsung-Hsun Yang, Chia-Chun Tsai, Wen-Ta Lee, Yuh-Shyan Hwang</i>	
Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets	426
<i>Scott Little, David Walter, Nicholas Seegmiller, Chris Myers, Tomohiro Yoneda</i>	
First-Order LTL Model Checking Using MDGs	441
<i>Fang Wang, Sofiène Tahar, Otmane Ait Mohamed</i>	
Localizing Errors in Counterexample with Iteratively Witness Searching	456
<i>ShengYu Shen, Ying Qin, SiKun Li</i>	
Verification of WCDMA Protocols and Implementation	470
<i>Anyi Chen, Jian-Ming Wang, Chiu-Han Hsiao</i>	
Efficient Representation of Algebraic Expressions	474
<i>Tsung Lee, Pen-Ho Yu</i>	
Development of RTOS for PLC Using Formal Methods	479
<i>Jin Hyun Kim, Su-Young Lee, Young Ah Ahn, Jae Hwan Sim, Jin Seok Yang, Na Young Lee, Jin Young Choi</i>	

Reducing Parametric Automata: A Multimedia Protocol Service Case Study	483
<i>Lin Liu, Jonathan Billington</i>	
Synthesis of State Feedback Controllers for Parameterized Discrete Event Systems	487
<i>Hans Bherer, Jules Desharnais, Marc Frappier, Richard St-Denis</i>	
Solving Box-Pushing Games via Model Checking with Optimizations	491
<i>Gihwon Kwon, Taehoon Lee</i>	
CLP Based Static Property Checking	495
<i>Tun Li, Yang Guo, SiKun Li</i>	
A Temporal Assertion Extension to Verilog	499
<i>Kai-Hui Chang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Kuo</i>	
Author Index	505

Automated Technology for Verification and Analysis
Second International Conference, ATVA 2004, Taipei,
Taiwan, ROC, October 31 - November 3, 2004.

Proceedings

Wang, F. (Ed.)

2004, XII, 510 p., Softcover

ISBN: 978-3-540-23610-8