

Table of Contents

Challenges in System-Level Design	1
<i>Wayne Wolf</i>	
Generating Fast Multipliers Using Clever Circuits	6
<i>Mary Sheeran</i>	
Verification of Analog and Mixed-Signal Circuits Using Hybrid System Techniques.....	21
<i>Thao Dang, Alexandre Donzé, and Oded Maler</i>	
A Methodology for the Formal Verification of FFT Algorithms in HOL ...	37
<i>Behzad Akbarpour and Sofiène Tahar</i>	
A Functional Approach to the Formal Specification of Networks on Chip ..	52
<i>Julien Schmaltz and Dominique Borrione</i>	
Proof Styles in Operational Semantics	67
<i>Sandip Ray and J. Strother Moore</i>	
Integrating Reasoning About Ordinal Arithmetic into ACL2.....	82
<i>Panagiotis Manolios and Daron Vroon</i>	
Combining Equivalence Verification and Completion Functions	98
<i>Mark D. Aagaard, Vlad C. Ciubotariu, Jason T. Higgins, and Farzad Khalvati</i>	
Synchronization-at-Retirement for Pipeline Verification	113
<i>Mark D. Aagaard, Nancy A. Day, and Robert B. Jones</i>	
Late Design Changes (ECOs) for Sequentially Optimized Esterel Designs	128
<i>Laurent Arditi, Gerard Berry, and Michael Kishinevsky</i>	
Non-miter-based Combinational Equivalence Checking by Comparing BDDs with Different Variable Orders	144
<i>In-Ho Moon and Carl Pixley</i>	
Scalable Automated Verification via Expert-System Guided Transformations	159
<i>Hari Mony, Jason Baumgartner, Viresh Paruthi, Robert Kanzelman, and Andreas Kuehlmann</i>	

Simple Yet Efficient Improvements of SAT Based Bounded Model Checking	174
<i>Emmanuel Zarpas</i>	
Simple Bounded LTL Model Checking	186
<i>Timo Latvala, Armin Biere, Keijo Heljanko, and Tommi Junttila</i>	
QUBE++: An Efficient QBF Solver	201
<i>Enrico Giunchiglia, Massimo Narizzano, and Armando Tacchella</i>	
Bounded Probabilistic Model Checking with the Mur ϕ Verifier	214
<i>Giuseppe Della Penna, Benedetto Intrigila, Igor Melatti, Enrico Tronci, and Marisa Venturini Zilli</i>	
Increasing the Robustness of Bounded Model Checking by Computing Lower Bounds on the Reachable States	230
<i>Mohammad Awedh and Fabio Somenzi</i>	
Bounded Verification of Past LTL	245
<i>Alessandro Cimatti, Marco Roveri, and Daniel Sheridan</i>	
A Hybrid of Counterexample-Based and Proof-Based Abstraction	260
<i>Nina Amla and Ken L. McMillan</i>	
Memory Efficient All-Solutions SAT Solver and Its Application for Reachability Analysis	275
<i>Orna Grumberg, Assaf Schuster, and Avi Yadgar</i>	
Approximate Symbolic Model Checking for Incomplete Designs	290
<i>Tobias Nopper and Christoph Scholl</i>	
Extending Extended Vacuity	306
<i>Arie Gurfinkel and Marsha Chechik</i>	
Parameterized Vacuity	322
<i>Marko Samer and Helmut Veith</i>	
An Operational Semantics for Weak PSL	337
<i>Koen Claessen and Johan Mårtensson</i>	
Accepting Predecessors Are Better than Back Edges in Distributed LTL Model-Checking	352
<i>Luboš Brim, Ivana Černá, Pavel Moravec, and Jiří Šimša</i>	
Bloom Filters in Probabilistic Verification	367
<i>Peter C. Dillinger and Panagiotis Manolios</i>	
A Simple Method for Parameterized Verification of Cache Coherence Protocols	382
<i>Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park</i>	

A Partitioning Methodology for BDD-Based Verification	399
<i>Debashis Sahoo, Subramanian Iyer, Jawahar Jain, Christian Stangier,</i>	
<i>Amit Narayan, David L. Dill, and E. Allen Emerson</i>	
Invariant Checking Combining Forward and Backward Traversal	414
<i>Christian Stangier and Thomas Sidle</i>	
Variable Reuse for Efficient Image Computation	430
<i>Zijiang Yang and Rajeev Alur</i>	
Author Index	445

Formal Methods in Computer-Aided Design
5th International Conference, FMCAD 2004, Austin,
Texas, USA, November 15-17, 2004, Proceedings
Hu, A.J.; Martin, A.K. (Eds.)
2004, XII, 448 p., Softcover
ISBN: 978-3-540-23738-9