

Contents

Part I Ferroelectric Thin Films

Overview

James F. Scott	3
1 Introduction	3
2 Materials for FeRAMs	3
2.1 Conditions Desired for FeRAMs	3
2.2 Typical Materials	5
2.3 Doping Effects	5
2.4 Grain Sizes	6
3 Size Effects in Ferroelectric Capacitors	7
3.1 Lateral Area	7
3.2 Thickness Dependence	7
3.3 Electrodes	8
4 Dynamic Characteristics	10
4.1 Domain Structure	10
4.2 Polarization Switching Characteristics	11
4.3 Frequency Dependence	13
4.4 Retention	14
References	15

Novel Si-Substituted Ferroelectric Films

Takeshi Kijima, Hiroshi Ishiwara	17
1 Introduction	17
2 The Crystallization Process	18
3 The Properties of Bi ₂ SiO ₅ -Added Bi ₄ Ti ₃ O ₁₂ Films	20
4 The Formation of Ultra-Thin Films	24
5 Annealing Effects in High-Pressure Oxygen	25
6 Summary	28
References	29

Static and Dynamic Properties of Domains

Rainer Waser, Ulrich Böttger, Michael Grossmann	31
1 Introduction	31
2 Domain Configuration	32

VIII Contents

3	Reversible and Irreversible Polarization Contributions	35
4	Ferroelectric Switching	37
5	Long-Term Effects	41
5.1	Fatigue	41
5.2	Retention Loss	42
5.3	Imprint	42
	References	44

Nanoscale Phenomena in Ferroelectric Thin Films

	Valanoor Nagarajan, Chandan S. Ganpule, Ramamoorthy Ramesh	47
1	Introduction	47
2	Experimental Details	48
3	Nanoscale Domain Imaging in Ferroelectric Thin Films	50
4	Nanoscale Piezoelectric and Hysteresis Behavior	61
5	Summary	66
	References	67

Part II Deposition and Characterization Methods

The Sputtering Technique

	Koukou Suu	71
1	Introduction	71
2	A Sputtering System for Mass Production	72
3	The Optimization of Sputtering Conditions	75
4	The Ferroelectric Characteristics of Sputtered PZT Capacitors	79
5	Sputtering of SBT Films and Hydrogen Barrier Layers	80
6	Future Development Tasks	82
	References	82

A Chemical Approach Using Liquid Sources Tailored to Bi-Based Layer-Structured Perovskite Thin Films

	Kazumi Kato	85
1	Introduction	85
2	$\text{SrBi}_2(\text{Ta}, \text{Nb})_2\text{O}_9$ and $\text{CaBi}_2\text{Ta}_2\text{O}_9$ Thin Films Deposited via Triple Alkoxides of Sr–Bi–Ta/Nb and Ca–Bi–Ta	86
3	$\text{CaBi}_3\text{Ti}_3\text{O}_{12-X}$, $\text{CaBi}_4\text{Ti}_4\text{O}_{15}$, and $\text{Ca}_2\text{Bi}_4\text{Ti}_5\text{O}_{18}$ Thin Films Deposited via Mixtures of Ca–Bi and Bi–Ti Double Alkoxides	90
	References	93

Recent Development in the Preparation of Ferroelectric Thin Films by MOCVD

	Hiroshi Funakubo	95
1	Introduction	95
2	Low-Temperature Deposition	96

2.1	SBT Films	96
2.2	PZT Films	97
3	Novel Materials Research	99
3.1	Solid Solution of $\text{SrBi}_2(\text{Ta}_{0.7}\text{Nb}_{0.3})_2\text{O}_9 - \text{Bi}_3\text{TaTiO}_9 [(1-x)\text{SBT}-x\text{BTT}]$...	99
3.2	$(\text{Bi,Ln})_4(\text{Ti,V})_3\text{O}_{12}$	100
4	Summary	101
	References	102

Materials Integration Strategies

	Orlando Auciello, Anil M. Dhote, Bao T. Liu, Sanjeev Aggarwal, Ramamoorthy Ramesh	105
1	Introduction	105
2	An Experimental Method for the Synthesis and Characterization of Ferroelectric Capacitor Layers	108
3	The Magnetron-Based Synthesis and Characterization of Ti-Al Layers and LSCO/Ti-Al Heterostructures	109
4	Studies of Ti-Al and LSCO Film Growth and Oxidation Processes	113
4.1	Microstructure-Deposition Environment Relationships for Ti-Al Layers	114
4.2	Studies of Ti-Al/LSCO Heterostructured Layer Growth and Oxidation Processes via Complementary in situ Analytical Techniques	114
5	Electrical Characterization of Ferroelectric Capacitors with a Ti-Al Diffusion Barrier/Electrode Layer	118
6	Summary	120
	References	121

Characterization by Scanning Nonlinear Dielectric Microscopy

	Yasuo Cho	123
1	Introduction	123
2	The Principles and Theory of SNDM	124
2.1	Nonlinear Dielectric Imaging with Sub-Nanometer Resolution	124
2.2	A Comparison between SNDM Imaging and Piezo-Response Imaging	128
3	Higher-Order Nonlinear Dielectric Microscopy	129
3.1	The Theory of Higher-Order Nonlinear Dielectric Microscopy	129
3.2	Experimental Details of Higher-Order Nonlinear Dielectric Microscopy	130
4	Three-Dimensional Measurement Techniques	133
4.1	The Principle and the Measurement System	133
4.2	Experimental Results	134
	References	135

Part III The Fabrication Process and Circuit Design

The Current Status of FeRAM

Glen R. Fox, Richard Bailey, William B. Kraus, Fan Chu, Shan Sun, Tom Davenport	139
1 Introduction	139
2 The High-Density FeRAM Roadmap	141
3 The Current Status of PZT Capacitor Materials	145
4 Summary	147
References	148

Operation Principle and Circuit Design Issues

Ali Sheikholeslami	149
1 Introduction	149
2 The Ferroelectric Capacitor	151
2.1 The Hysteresis Loop Characteristic	153
2.2 Pulse-Based Characteristics	154
3 The Ferroelectric Memory Cell: Read and Write Operations	155
4 Sensing Schemes	158
5 Ferroelectric Memory Architectures	159
5.1 The Wordline-Parallel Plateline (WL//PL)	159
5.2 The Bitline-Parallel Plateline (BL//PL)	160
5.3 The Segmented Plateline (Segmented PL)	161
6 Summary	161
References	162

High-Density Integration

Kinam Kim	165
1 Introduction	165
2 Key Technologies for High-Density FeRAM with a Small Cell Size Factor	168
2.1 Reliable Ferroelectric Capacitor Technology	168
2.2 Vertical Shape Capacitor Etching Technology with Low Etching Damage	169
2.3 Plug Technology	170
2.4 Encapsulated Hydrogen Barrier Technology	171
2.5 Novel Integration Technology	172
2.6 Sub-10 F ² Future FeRAM Technology	173
3 Summary	175
References	175

Testing and Reliability

Yasuhiro Shimada	177
1 Leakage Current	177
2 Electrical Breakdown	178
3 Hysteresis Measurement	181
4 Ferroelectric Fatigue	183
5 Pulse Polarization Measurement	184
6 Retention	185
7 Imprint	188
References	192

Part IV Advanced-Type Memories

Chain FeRAMs

Daisaburo Takashima and Yukihiro Oowaki	197
1 Introduction	197
2 Conventional FeRAM	198
3 The Concept of Chain FeRAM	199
3.1 The Basic Structure	199
3.2 Two Basic Operations	200
4 The High-Speed Technique	202
5 High-Density Techniques	204
5.1 The Advantage of Chain Architecture	204
5.2 The One-Pitch-Shift Cell	204
5.3 The Hierarchical Wordline Scheme without Extra Metal	205
5.4 The Small-Area Dummy Cell Scheme	206
5.5 Chip Size Comparison	208
6 Low-Voltage Design	210
7 Summary	212
References	212

Capacitor-on-Metal/Via-Stacked-Plug (CMVP)**Memory Cell Technologies and Application to a Nonvolatile SRAM**

Hiromitsu Hada, Kazushi Amanuma, Tohru Miwa, Sota Kobayashi, Toru Tatsumi, Yukihiro Maejima, Junichi Yamada, Hiroki Koike, Hideo Toyoshima, Takemitsu Kunio	215
1 Introduction	215
2 The CMVP Memory Cell	216
2.1 The cell Structure and Process	216
2.2 The Electrical Properties of the PZT Capacitor	220
2.3 Plug-Contact Resistance	221
2.4 The Cell-Array Monitor	222

3	A Nonvolatile SRAM with Backup Ferroelectric Capacitors (NV-SRAM)	222
3.1	Conventional Shadow RAMs Using Ferroelectric Capacitors ..	223
3.2	The NV-SRAM Cell	225
3.2.1	The Cell Structure	225
3.2.2	The READ Operation	225
3.2.3	The WRITE Operation	225
3.2.4	The STORE Operation	226
3.2.5	The RECALL Operation	226
3.2.6	The Cell Layout	227
3.2.7	Other Advantages	228
3.3	Chip Fabrication and Experiments	229
4	Summary	231
	References	231

The FET-Type FeRAM

	Hiroshi Ishiwara	233
1	Introduction	233
2	Novel Applications of Ferroelectric-Gate FETs	234
2.1	The Single-Transistor-Cell-Type Digital Memory	234
2.2	Reconfigurable LSIs	236
2.3	An Analog Memory for Storing Synaptic Weight in a Neural Network	236
3	The Basic Operation of Ferroelectric-Gate FETs	238
3.1	Generation of the Depolarization Field	238
3.2	Improvement of the Data Retention Characteristics	238
3.3	A Comparison of the MFIS and MFMIS Structures	240
4	Recent Experimental Results	241
4.1	The Relation between the Buffer Layer Thickness and the Area Ratio	241
4.2	Control of the Crystal Orientation	243
4.3	Other Important Buffer Layers and Ferroelectric Films	245
5	The 1T-2C-Type Ferroelectric Memory	246
5.1	The Cell Structure and Basic Operation	246
5.2	Experimental Results	247
5.3	High-Density Integration	250
	References	250

Part V Applications and Future Prospects

Ferroelectric Technologies for Portable Equipment

	Yoshikazu Fujimori, Takashi Nakamura, and Hidemi Takasu	255
1	Introduction	255
2	Process Technologies for Low-Voltage Operation	256

2.1	Experimental and Characterization	256
2.2	Experimental Results	257
3	Nonvolatile Logic	261
3.1	The Ferroelectric Nonvolatile Latch	261
3.2	Test Chip Measurement	263
3.3	Scaling Issues	265
3.4	Other Nonvolatile Latch Circuits	265
3.5	Applications Using the Nonvolatile Latch	266
3.6	A Novel Functional Device	267
4	Summary	269
	References	269

The Application of FeRAM to Future Information Technology World

Shoichi Masui, Shunsuke Fueki, Koichi Masutani, Amane Inoue,
Toshiyuki Teramoto, Tetsuo Suzuki, Shoichiro Kawashima

1	Introduction – A Prospect for the Future Information Technology World	271
2	Smart Card Market/System Requirements	273
3	Nonvolatile Memory Characteristics	274
4	Contactless Cards	275
5	Code-Reprogrammable Multi-Application Cards	278
6	Future Trends	282
	References	282

Index	283
--------------------	-----

Ferroelectric Random Access Memories

Fundamentals and Applications

Ishiwara, H.; Okuyama, M.; Arimoto, Y. (Eds.)

2004, XIII, 291 p., Hardcover

ISBN: 978-3-540-40718-8