

Contents

Abbreviations	XIII
Glossary of Symbols	XV
1 Introduction	1
1.1 Natural Computing	2
1.1.1 Soft Computing	2
1.1.2 Quantum Computing	3
1.1.3 DNA Computing	4
1.1.4 Membrane Computing	4
1.2 Bioinspired Hardware	4
1.3 Motivation for Research	7
2 Reconfigurable Hardware	9
2.1 Digital Circuits	9
2.2 Digital Circuit Design	10
2.3 Field Programmable Gate Arrays	11
2.3.1 Architecture of FPGAs	11
2.3.2 The XC4000 Family	13
2.3.3 The Virtex Family	13
2.3.4 The XC6200 Family	14
2.3.5 Atmel FPGAs	15
2.3.6 Features of FPGAs	16
2.4 Hardware Reused as Software	16
2.5 Reconfigurable Computing	17
2.6 Nanotechnology	18
2.7 Cell Matrix	20
2.8 Summary	23
3 Evolutionary Algorithms	25
3.1 Introduction	25
3.2 Variants of Evolutionary Algorithms	28
3.2.1 Genetic Algorithms	28
3.2.2 Genetic Programming	29

3.2.3	Evolutionary Strategies	31
3.2.4	Evolutionary Programming	31
3.3	Some Other Features of Evolutionary Algorithms	32
3.3.1	Parallel Implementations	32
3.3.2	Dynamic Fitness Function	33
3.4	Evolutionary Design and Optimization	33
3.5	The Evolutionary Algorithm Design	34
3.5.1	Missing Theories	34
3.5.2	The Design Strategies	36
3.6	Formal Approach	37
3.7	Summary	39
4	Evolvable Hardware	41
4.1	Basic Concept	41
4.2	Cartesian Genetic Programming	42
4.3	Features of Cartesian Genetic Programming	44
4.3.1	Redundancy and Neutrality	44
4.3.2	Fitness Landscape Analysis	46
4.3.3	Implementation Issues	46
4.4	From Chromosome to Fitness Value	47
4.4.1	Representation	47
4.4.2	Platforms for Circuit Evolution	49
4.4.3	Circuit Evaluation	49
4.5	Fitness Function	51
4.5.1	Fitness Function and Circuit Behavior	52
4.5.2	Evolutionary Circuit Design: Static Fitness Function ..	53
4.5.3	Evolvable Hardware: Dynamic Fitness Function	53
4.5.4	Discussion	57
4.6	Applications and Degree of Hardware Implementation	59
4.7	Promising Results	60
4.8	Major Current Problems and Potential Solutions	61
4.8.1	Scalability of Representation	61
4.8.2	Scalability of Fitness Evaluation	64
4.8.3	Robustness of the Evolved Circuits	65
4.8.4	Applications in Dynamic Environments	65
4.9	Summary	66
5	Towards Evolvable Components	67
5.1	Component Approach to Problem Solving	67
5.2	Evolvable Components	69
5.2.1	System Decomposition	69
5.2.2	Interface	71
5.3	Hardware Implementation	72
5.3.1	Evolvable Component	72
5.3.2	Environment	74

5.3.3	Communication Between Evolvable Component and Environment	75
5.4	Extension of Evolvable Components	75
5.5	Summary	77
6	Evolvable Computational Machines	79
6.1	Computational Machines and Evolutionary Design	80
6.2	Cellular Automata	80
6.2.1	Basic Model	81
6.2.2	Evolvable Non-Uniform Cellular Automaton	83
6.2.3	An example: Evolvable Non-Uniform Cellular Automaton as a Sequence Generator	84
6.3	General Evolvable Computational Machine	86
6.4	Dynamic Environment	86
6.5	Evolvable Computational Systems	87
6.5.1	Formal Definition	87
6.5.2	An Example: Formal Description of a Simple Image Compression	88
6.6	Properties of Evolvable Machines	89
6.6.1	On the Computation of Evolvable Machines	89
6.6.2	Mappings g and f	90
6.6.3	Changing Fitness Function	92
6.7	The Computational Power	94
6.7.1	The Turing Machine and the Church–Turing Thesis	94
6.7.2	Beyond the Turing Machines	96
6.7.3	A New Paradigm	97
6.7.4	Site Machine	99
6.7.5	The Power of an Evolvable System	100
6.7.6	Discussion	102
6.8	Summary	103
7	An Evolvable Component for Image Pre-processing	105
7.1	Motivation and Problem Specification	105
7.2	The Image Filter Design	107
7.2.1	Types of Noise Considered for Testing	108
7.2.2	Conventional Approaches	108
7.2.3	Implementation in FPGAs	110
7.2.4	A Brief Survey of Evolutionary Approaches	110
7.3	Analysis of Reconfigurability and Size of the Search Space	112
7.3.1	Elementary Measures	113
7.3.2	Cartesian Genetic Programming in Hardware	115
7.3.3	Cartesian Genetic Programming at the Functional Level	117
7.4	Evolutionary Design: Experimental Framework	117

7.4.1	Reconfigurable Circuit	117
7.4.2	Evolutionary Algorithm	119
7.4.3	Fitness Function	120
7.5	Filters for Smoothing	121
7.5.1	The Results	121
7.5.2	Discussion	122
7.6	Other Image Operators	130
7.6.1	“Salt and Pepper” Noise Filters	130
7.6.2	Random Shot-Noise Filters	134
7.6.3	Edge Detectors	137
7.7	Dynamic Environment	140
7.7.1	Experimental Setup	140
7.7.2	The Results in Tables 7.9 and 7.10	141
7.7.3	Discussion	147
7.8	A Note on a Single Filter Design	147
7.9	Summary	149
8	Virtual Reconfigurable Devices	153
8.1	Chip on Top of a Chip	153
8.2	Architecture of Virtual Reconfigurable Circuits	155
8.2.1	Overview	155
8.2.2	Routing Logic and Configuration Memory	158
8.2.3	Configuration Options	160
8.3	Implementation Costs	162
8.4	Speeding up the Evolutionary Design	162
8.5	Genetic Unit	164
8.6	Physical Realization	165
8.7	Discussion	167
8.8	Summary	168
9	Concluding Statements	169
9.1	The Approach	169
9.2	The Obtained Results	170
9.3	Future Work	172
	References	175
	Index	191



<http://www.springer.com/978-3-540-40377-7>

Evolvable Components

From Theory to Hardware Implementations

Sekanina, L.

2004, XVI, 195 p., Hardcover

ISBN: 978-3-540-40377-7