

# Table of Contents

## Session 1: Low-Power Processors

A Power-Efficient and Scalable Load-Store Queue Design . . . . .	1
<i>Fernando Castro, Daniel Chaver, Luis Pinuel, Manuel Prieto, Michael C. Huang, and Francisco Tirado</i>	
Power Consumption Reduction Using Dynamic Control of Micro Processor Performance . . . . .	10
<i>David Rios-Arambula, Aurélien Buhrig, and Marc Renaudin</i>	
Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications . . . . .	19
<i>Philippe Manet, David Bol, Renaud Ambroise, and Jean-Didier Legat</i>	
Dynamic Instruction Cascading on GALS Microprocessors . . . . .	30
<i>Hiroshi Sasaki, Masaaki Kondo, and Hiroshi Nakamura</i>	
Power Reduction of Superscalar Processor Functional Units by Resizing Adder-Width . . . . .	40
<i>Guadalupe Miñana, Oscar Garnica, José Ignacio Hidalgo, Juan Lanchares, and José Manuel Colmenar</i>	

## Session 2: Code Optimization for Low-Power

A Retargetable Environment for Power-Aware Code Evaluation: An Approach Based on Coloured Petri Net . . . . .	49
<i>Meuse N.O. Junior, Paulo Maciel, Ricardo Lima, Angelo Ribeiro, Cesar Oliveira, Adilson Arcoverde, Raimundo Barreto, Eduardo Tavares, and Leornado Amorin</i>	
Designing Low-Power Embedded Software for Mass-Produced Microprocessor by Using a Loop Table in On-Chip Memory . . . . .	59
<i>Rodrigo Possamai Bastos, Fernanda Lima Kastensmidt, and Ricardo Reis</i>	
Energy Characterization of Garbage Collectors for Dynamic Applications on Embedded Systems . . . . .	69
<i>Jose M. Velasco, David Atienza, Katzalin Olcoz, Francky Catthoor, Francisco Tirado, and J.M. Mendias</i>	
Optimizing the Configuration of Dynamic Voltage Scaling Points in Real-Time Applications . . . . .	79
<i>Huizhan Yi and Xuejun Yang</i>	

### Session 3: High-Level Design

Systematic Preprocessing of Data Dependent Constructs for Embedded Systems . . . . .	89
<i>Martin Palkovic, Erik Brockmeyer, P. Vanbroekhoven, Henk Corporaal, and Francky Catthoor</i>	
Temperature Aware Datapath Scheduling . . . . .	99
<i>Ali Manzak</i>	
Memory Hierarchy Energy Cost of a Direct Filtering Implementation of the Wavelet Transform . . . . .	107
<i>Bert Geelen, Gauthier Lafruit, V. Ferentinos, R. Lauwereins, and Diederik Verkest</i>	
Improving the Memory Bandwidth Utilization Using Loop Transformations . . . . .	117
<i>Minas Dasygenis, Erik Brockmeyer, Francky Catthoor, Dimitrios Soudris, and Antonios Thanailakis</i>	
Power-Aware Scheduling for Hard Real-Time Embedded Systems Using Voltage-Scaling Enabled Architectures . . . . .	127
<i>Amjad Mohsen and Richard Hofmann</i>	

### Session 4: Telecommunications and Signal Processing

Design of Digital Filters for Low Power Applications Using Integer Quadratic Programming . . . . .	137
<i>Mustafa Aktan and Günhan Dündar</i>	
A High Level Constant Coefficient Multiplier Power Model for Power Estimation on High Levels of Abstraction . . . . .	146
<i>Arne Schulz, Andreas Schallenberg, Domenik Helms, Milan Schulte, Axel Reimer, and Wolfgang Nebel</i>	
An Energy-Tree Based Routing Algorithm in Wireless Ad-Hoc Network Environments . . . . .	156
<i>Hyun Ho Kim, Jung Hee Kim, Yong-hyeog Kang, and Young Ik Eom</i>	
Energy-Aware System-on-Chip for 5 GHz Wireless LANs . . . . .	166
<i>Labros Bisdounis, Spyros Blionas, Enrico Macii, Spiridon Nikolaidis, and Roberto Zafalon</i>	
Low-Power VLSI Architectures for OFDM Transmitters Based on PAPR Reduction . . . . .	177
<i>Th. Giannopoulos and Vassilis Paliouras</i>	

### Session 5: Low-Power Circuits

An Activity Monitor for Power/Performance Tuning of CMOS Digital Circuits . .	187
<i>Josep Rius, José Pineda, and Maurice Meijer</i>	

Power Management for Low-Power Battery Operated Portable Systems Using Current-Mode Techniques . . . . .	197
<i>Jean-Félix Perotto and Stefan Cserveny</i>	

Power Consumption in Reversible Logic Addressed by a Ramp Voltage . . . . .	207
<i>Alexis De Vos and Yvan Van Rentergem</i>	

Leakage and Dynamic Glitch Power Minimization Using Integer Linear Programming for $V_{th}$ Assignment and Path Balancing . . . . .	217
<i>Yuanlin Lu and Vishwani D. Agrawal</i>	

Back Annotation in High Speed Asynchronous Design . . . . .	227
<i>Pankaj Golani and Peter A. Beerel</i>	

## Session 6: System-on-Chip Design

Optimization of Reliability and Power Consumption in Systems on a Chip . . . . .	237
<i>Tajana Simunic, Kresimir Mihic, and Giovanni De Micheli</i>	

Performance Gains from Partitioning Embedded Applications in Processor-FPGA SoCs . . . . .	247
<i>Michalis D. Galanis, Gregory Dimitroulakos, and Costas E. Goutis</i>	

A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design . . . . .	257
<i>Yici Cai, Bin Liu, Qiang Zhou, and Xianlong Hong</i>	

Power Supply Selective Mapping for Accurate Timing Analysis . . . . .	267
<i>Mariagrazia Graziano, Cristiano Forzan, and Davide Pandini</i>	

## Session 7: Busses and Interconnections

Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses . . . . .	277
<i>Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa, and Hannu Tenhunen</i>	

PSK Signalling on NoC Buses . . . . .	286
<i>Crescenzo D'Alessandro, Delong Shang, Alex Bystrov, and Alex Yakovlev</i>	

Exploiting Cross-Channel Correlation for Energy-Efficient LCD Bus Encoding . . . . .	297
<i>Ashutosh Chakraborty, Enrico Macii, and Massimo Poncino</i>	

Closed-Form Bounds for Interconnect-Aware Minimum-Delay Gate Sizing . . . . .	308
<i>Giorgos Dimitrakopoulos and Dimitris Nikolas</i>	

Efficient Simulation of Power/Ground Networks with Package and Vias . . . . .	318
<i>Jin Shi, Yici Cai, Xianlong Hong, and Shelton X.D. Tan</i>	

## Session 8: Modeling

Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation .....	329
<i>Gregorio Cappuccino, Andrea Pugliese, and Giuseppe Cocorullo</i>	
Application of Internode Model to Global Power Consumption Estimation in SCMOs Gates .....	337
<i>Alejandro Millán Calderón, Manuel Jesús Bellido Díaz, Jorge Juan-Chico, Paulino Ruiz de Clavijo, David Guerrero Martos, E. Ostúa, and J. Viejo</i>	
Compact Static Power Model of Complex CMOS Gates .....	348
<i>Jose L. Rosselló, Sebastià Bota, and Jaume Segura</i>	
Energy Consumption in RC Tree Circuits with Exponential Inputs: An Analytical Model .....	355
<i>Massimo Alioto, Gaetano Palumbo, and Massimo Poli</i>	
Statistical Critical Path Analysis Considering Correlations .....	364
<i>Yaping Zhan, Andrzej J. Strojwas, Mahesh Sharma, and David Newmark</i>	

## Session 9: Design Automation

A CAD Platform for Sensor Interfaces in Low-Power Applications .....	374
<i>Didier Van Reeth and Georges Gielen</i>	
An Integrated Environment for Embedded Hard Real-Time Systems Scheduling with Timing and Energy Constraints .....	382
<i>Eduardo Tavares, Raimundo Barreto, Paulo Maciel, Meuse Oliveira Jr., Adilson Arcoverde, Gabriel Alves Jr, Ricardo Lima, Leonardo Barros, and Arthur Bessa</i>	
Efficient Post-layout Power-Delay Curve Generation .....	393
<i>Miodrag Vujkovic, David Wadkins, and Carl Sechen</i>	
Power – Performance Optimization for Custom Digital Circuits .....	404
<i>Radu Zlatanovici and Borivoje Nikolić</i>	
Switching-Activity Directed Clustering Algorithm for Low Net-Power Implementation of FPGAs .....	415
<i>Siobhán Launder, Colin Doyle, and Wesley Cooper</i>	

## Session 10: Low-Power Techniques

Logic-Level Fast Current Simulation for Digital CMOS Circuits .....	425
<i>Paulino Ruiz de Clavijo, Jorge Juan-Chico, Manuel Jesús Bellido Díaz, Alejandro Millán Calderón, David Guerrero Martos, E. Ostúa, and J. Viejo</i>	
Design of Variable Input Delay Gates for Low Dynamic Power Circuits .....	436
<i>Tezaswi Raja, Vishwani D. Agrawal, and Michael Bushnell</i>	

Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications . . . . .	446
<i>Flavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, and Wolfgang Fichtner</i>	

Power Dissipation Reduction During Synthesis of Two-Level Logic Based on Probability of Input Vectors Changes . . . . .	456
<i>Ireneusz Brzozowski and Andrzej Kos</i>	

## **Session 11: Memory and Register Files**

Energy-Efficient Value-Based Selective Refresh for Embedded DRAMs . . . . .	466
<i>K. Patel, L. Benini, Enrico Macii, and Massimo Poncino</i>	

Design and Implementation of a Memory Generator for Low-Energy Application-Specific Block-Enabled SRAMs . . . . .	477
<i>Prassanna Sithambaram, Alberto Macii, and Enrico Macii</i>	

Static Noise Margin Analysis of Sub-threshold SRAM Cells in Deep Sub-micron Technology . . . . .	488
<i>Armin Wellig and Julien Zory</i>	

An Adaptive Technique for Reducing Leakage and Dynamic Power in Register Files and Reorder Buffers . . . . .	498
<i>Shadi T. Khasawneh and Kanad Ghose</i>	

Parameter Variation Effects on Timing Characteristics of High Performance Clocked Registers . . . . .	508
<i>William R. Roberts and Dimitrios Velenis</i>	

## **Poster Session 1: Applications**

Low-Power Aspects of Nonlinear Signal Processing . . . . .	518
<i>Konstantina Karagianni and Vassilis Paliouras</i>	

Reducing Energy Consumption of Computer Display by Camera-Based User Monitoring . . . . .	528
<i>Vasily G. Moshnyaga and Eiji Morikawa</i>	

Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives . . . . .	540
<i>Nabil Badereddine, Patrick Girard, Arnaud Virazel, Serge Pravossoudovitch, and Christian Landrault</i>	

A Design Methodology for Secured ICs Using Dynamic Current Mode Logic . . .	550
<i>François Macé, François-Xavier Standaert, Jean-Jacques Quisquater, and Jean-Didier Legat</i>	

Power Consumption Characterisation of the Texas Instruments TMS320VC5510 DSP . . . . .	561
<i>Miguel Casas-Sanchez, Jose Rizo-Morente, and Chris J. Bleakley</i>	
A Method to Design Compact DUAL-RAIL Asynchronous Primitives . . . . .	571
<i>Alin Razafindraibe, Michel Robert, Marc Renaudin, and Philippe Maurine</i>	
Enhanced GALS Techniques for Datapath Applications . . . . .	581
<i>Eckhard Grass, Frank Winkler, Miloš Krstić, Alexandra Julius, Christian Stahl, and Maxim Piz</i>	
Optimizing SHA-1 Hash Function for High Throughput with a Partial Unrolling Study . . . . .	591
<i>H.E. Michail, A.P. Kakarountas, George N. Selimis, and Costas E. Goutis</i>	

**Poster Session 2: Digital Circuits**

Area-Aware Pipeline Gating for Embedded Processors . . . . .	601
<i>Babak Salamat and Amirali Baniasadi</i>	
Fast Low-Power 64-Bit Modular Hybrid Adder . . . . .	609
<i>Stefania Perri, Pasquale Corsonello, and Giuseppe Cocorullo</i>	
Speed Indicators for Circuit Optimization . . . . .	618
<i>Alexandre Verle, A. Landrault, Philippe Maurine, and Nadine Azémard</i>	
Synthesis of Hybrid CBL/CMOS Cell Using Multiobjective Evolutionary Algorithms . . . . .	629
<i>Francisco de Toro, Raúl Jiménez, Manuel Sánchez, and Julio Ortega</i>	
Power-Clock Gating in Adiabatic Logic Circuits . . . . .	638
<i>Philip Teichmann, Jürgen Fischer, Stephan Henzler, Ettore Amirante, and Doris Schmitt-Landsiedel</i>	
The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics . . . . .	647
<i>Yijun Liu and Steve Furber</i>	
Efficient Clock Distribution Scheme for VLSI RNS-Enabled Controllers . . . . .	657
<i>Daniel González, Luis Parrilla, Antonio García, Encarnación Castillo, and Antonio Lloris</i>	
Power Dissipation Impact of the Technology Mapping Synthesis on Look-Up Table Architectures . . . . .	666
<i>Francisco-Javier Veredas and Jordi Carrabina</i>	

**Poster Session 3: Analog and Physical Design**

The Optimal Wire Order for Low Power CMOS . . . . .	674
<i>Paul Zuber, Peter Gritzmann, Michael Ritter, and Walter Stechele</i>	

Effect of Post-oxidation Annealing on the Electrical Properties of Anodic Oxidized Films in Pure Water . . . . .	684
<i>Bécharia Nadj</i>	
Temperature Dependency in UDSM Process . . . . .	693
<i>B. Lasbouygues, Robin Wilson, Nadine Azémard, and Philippe Maurine</i>	
Circuit Design Techniques for On-Chip Power Supply Noise Monitoring System . . . . .	704
<i>Howard Chen and Louis Hsu</i>	
A Novel Approach to the Design of a Linearized Widely Tunable Very Low Power and Low Noise Differential Transconductor . . . . .	714
<i>Hamid Reza Sadr M.N.</i>	
A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers . . . . .	724
<i>Marko Aleksic, Nikola Nedovic, K. Wayne Current, and Vojin G. Oklobdzija</i>	
<b>Special Session: Digital Hearing Aids: Challenges and Solutions for Ultra Low Power</b>	
Digital Hearing Aids: Challenges and Solutions for Ultra Low Power . . . . .	733
<i>Wolfgang Nebel, Barbel Mertsching, and Birger Kollmeier</i>	
Tutorial Hearing Aid Algorithms . . . . .	734
<i>Thomas Rohdenburg, Volker Hohmann, and Birger Kollmeier</i>	
Optimization of Digital Audio Processing Algorithms Suitable for Hearing Aids . . . . .	735
<i>Arne Schulz and Wolfgang Nebel</i>	
Optimization of Modules for Digital Audio Processing . . . . .	737
<i>Thomas Eisenbach, Bärbel Mertsching, Nikolaus Voß, and Frank Schmidtmeier</i>	
<b>Invited Talks</b>	
Traveling the Wild Frontier of Ultra Low-Power Design . . . . .	747
<i>Jan Rabaey</i>	
DLV (Deep Low Voltage): Circuits and Devices . . . . .	748
<i>Sung Bae Park</i>	
Wireless Sensor Networks: A New Life Paradigm . . . . .	749
<i>Magdy Bayoumi</i>	
Cryptography: Circuits and Systems Approach . . . . .	750
<i>O. Koufopavlou, G. Selimis, N. Sklavos, and P. Kitsos</i>	
<b>Author Index</b> . . . . .	751

Integrated Circuit and System Design. Power and  
Timing Modeling, Optimization and Simulation  
15th International Workshop, PATMOS 2005, Leuven,  
Belgium, September 21-23, 2005, Proceedings  
Paliouras, V.; Vounckx, J.; Verkest, D. (Eds.)  
2005, XVI, 756 p., Softcover  
ISBN: 978-3-540-29013-1