

# NEWS RELEASE

## Editorial Contacts:

Carl Harris  
Springer Science and Business Media  
781-681-0553  
[Carl.Harris@Springer.com](mailto:Carl.Harris@Springer.com)

## SPRINGER PUBLISHES WRITING TESTBENCHES USING SYSTEMVERILOG

*New Book by Janick Bergeron Provides Techniques for Writing, Running, Debugging  
and Verifying the Correctness of SystemVerilog Testbenches*

**NEW YORK, N.Y., April 19, 2006** -- Springer Science + Business Media, a major publisher of professional books and research journals in engineering, today announced the publication of *Writing Testbenches Using SystemVerilog* authored by scientist Janick Bergeron of Synopsys, Inc. The book is intended to help design and verification engineers with a basic understanding of the VHDL, Verilog, OpenVera<sup>®</sup> or *e* languages learn advanced verification techniques using the SystemVerilog IEEE Std 1800<sup>™</sup>-2005 standard language. The book provides verification engineers with an easy-to-learn introduction to all elements of a modern, scalable verification environment and a foundation for adopting the advanced verification methodology detailed in the *Verification Methodology Manual (VMM) for SystemVerilog*. The new book builds on Bergeron's highly successful *Writing Testbenches: Functional Verification of HDL Models*.

"Mr. Bergeron has once again written a book that is a standard-bearer for engineers tasked with verifying RTL and systems design," said Chris Kniker, Technical Manager, at Transwitch Corporation. "This latest version, using SystemVerilog as a vehicle, details a comprehensive methodology and shows how to take advantage of the powerful capabilities that SystemVerilog provides. As the engineering community

struggles to keep up with the task of verifying larger, more complex designs, the strategies and methodologies put forth by Mr. Bergeron become more important to the success of every verification project.”

*Writing Testbenches Using SystemVerilog* introduces the necessary concepts and tools of verification, describes a process for planning and executing an effective functional verification project and outlines the concept of coverage models that can be used in a coverage-driven verification process. The book covers simulators to source management tools, specification to functional coverage, “ones and zeros” to high-level abstractions, interfaces to bus-functional models, transactions to self-checking testbenches, directed testcases to constrained-random generators, and behavioral models to regression suites. Additionally, the book presents many of the functional verification features that were added to the Verilog language as part of SystemVerilog. Interfaces, virtual modports, classes, program blocks, clocking blocks and other SystemVerilog features are introduced within a coherent verification approach and usage model.

“This new book builds on the wealth of information from the previous version of Bergeron’s book *Writing Testbenches: Functional Verification of HDL Models*, which has become the linchpin of many companies’ verification strategies, now refreshed and retargeted for the SystemVerilog language,” said Brian Bailey, of Brian Bailey Consulting, and chairman of the Accellera Interfaces committee.

“The ‘perfect storm’ was forming for this new book: SystemVerilog was adopted as an IEEE standard, simulators started to support the testbench constructs and the *VMM for SystemVerilog* was published,” said author Janick Bergeron. “This created the need in the electronic design community for educational material to help users understand the benefits of SystemVerilog and adopt good practices from the start. *Writing Testbenches Using SystemVerilog* is a great companion to the *VMM for SystemVerilog*, and explains the techniques and the trade-offs behind the methodology for users who were not already experienced in hardware verification languages.”

*Writing Testbenches Using SystemVerilog* is available now from Springer for \$119.00 US. To find out more about the book or to order it online, please visit <http://www.springer.com/0-387-29221-7>.

### **About Springer**

Springer is one of the most renowned scientific publishing companies in the world. Its engineering program publishes over 400 books and reference-works a year, in subject areas such as Circuits and Systems, Design Automation, Nanotechnology and other related topics. Within the specialist publishing group, Springer Science+Business Media, the two former companies "Springer-Verlag" and "Kluwer Academic Publishers" (KAP) merged in February, 2004. Since July, 2004, the "newly" created Springer publishes under a new brand. You may visit Springer at [www.springer.com](http://www.springer.com).

# # #

*OpenVera is a registered trademark of Synopsys, Inc. All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.*



<http://www.springer.com/978-0-387-29221-2>

Writing Testbenches using SystemVerilog

Bergeron, J.

2006, XXVI, 412 p., Hardcover

ISBN: 978-0-387-29221-2