//////////////////////////////

// Module description

// of logic (2-input

// AND gate)

// for Verifault-XL

// fault simulation study

//////////////////////////////

`enable_portfaults

module and_gate(Z, A, B);

output Z;

input A, B;

and #2 (Z, A, B);

endmodule

`disable_portfaults