

---

## Contents

<b>Foreword</b> .....	xv
-----------------------	----

<b>Preface</b> .....	xvii
----------------------	------

---

### Part I Benchmarks

---

<b>1 ISPD 2005/2006 Placement Benchmarks</b> .....	3
1.1 Introduction .....	3
1.2 ISPD 2005 Placement Contest and Benchmark .....	4
1.3 ISPD 2006 Placement Contest and Benchmark .....	7
1.4 ISPD Placement Contest Results .....	8
References .....	11
<b>2 Locality and Utilization in Placement Suboptimality</b> .....	13
2.1 Introduction .....	13
2.2 Peko-MC Benchmark Construction .....	15
2.2.1 Monotone Chains .....	15
2.2.2 The Peko-MC Algorithm .....	16
2.3 Peko-MS Benchmark Construction .....	17
2.4 Experiments .....	22
2.4.1 Nonlocal Nets (Peko-MC) .....	23
2.4.2 Parametrized White Space (Peko-MS) .....	25
2.4.3 Suboptimality Under Both Parametrized White Space and Nonlocal Nets .....	25
2.4.4 Suboptimality of Detailed Placement .....	27
2.4.5 HPWL Suboptimality Comparison of Leading Academic Tools on Peko-MS 2005 .....	29
2.4.6 Suboptimality of Routability-Aware Placement .....	31
2.5 Conclusions .....	34
2.6 Acknowledgments .....	35

References .....	35
------------------	----

---

## Part II Flat Placement Techniques

---

<b>3 DPlace: Anchor Cell-Based Quadratic Placement with Linear Objective .....</b>	<b>39</b>
3.1 Introduction .....	39
3.2 Preliminaries and the Motivation .....	41
3.2.1 Quadratic Placement .....	41
3.2.2 Force-Directed Quadratic Placement .....	42
3.2.3 The Proposed Approach .....	44
3.3 Global Placement in DPlace .....	45
3.3.1 Diffusion Preplacement .....	45
3.3.2 Anchor Cells .....	46
3.3.3 Unconstrained Wire Length Minimization .....	48
3.3.4 HPWL Transformation in a Quadratic System .....	50
3.3.5 Fixed Blockages .....	51
3.3.6 Wire Length Improvement Heuristics .....	52
3.4 Legalization and Detailed Placement .....	53
3.5 Overall Algorithm .....	53
3.6 Experiments .....	53
3.6.1 Advantages of our New Formulation .....	53
3.6.2 ISPD Placement Contest Benchmarks .....	55
3.6.3 PEKO-MS Benchmarks .....	55
3.7 Conclusions .....	56
References .....	57
 <b>4 Kraftwerk: A Fast and Robust Quadratic Placer Using an Exact Linear Net Model .....</b>	 <b>59</b>
4.1 Introduction .....	59
4.2 Net Model .....	62
4.2.1 Clique Net Model .....	63
4.2.2 BoundingBox Net Model .....	65
4.2.3 Advantages of the BoundingBox Net Model .....	66
4.3 Quadratic Placement Methodology .....	67
4.3.1 Additional Forces .....	68
4.3.2 Proof of Convergence .....	71
4.4 Implementation Details .....	72
4.4.1 Engineering Change Order .....	72
4.4.2 Quality Control .....	74
4.4.3 Spring Constants of the Target Points .....	75
4.4.4 Convergence Plot .....	76
4.4.5 Control of the Module Density .....	78
4.5 Experimental Results .....	81

4.5.1	Clique and BoundingBox Net Model .....	82
4.5.2	ISPD 2005 Contest Benchmarks .....	82
4.5.3	ISPD 2006 Contest Benchmarks .....	83
4.5.4	PEKO-MS ISPD 2005 Benchmarks .....	85
4.5.5	PEKO-MS ISPD 2006 Benchmarks .....	88
4.5.6	Computational Complexity .....	90
4.6	Conclusion .....	90
	References .....	91

---

### Part III Top-Down Partitioning-Based Techniques

---

<b>5</b>	<b>Capo: Congestion-Driven Placement for Standard-cell and RTL</b>	
	<b>Netlists with Incremental Capability .....</b>	<b>97</b>
5.1	Introduction .....	97
5.2	Min-Cut Placement in Capo .....	99
5.2.1	Row-Based Placement .....	99
5.2.2	Min-Cut Bisection .....	99
5.3	Floorplacement .....	100
5.3.1	Empirical Boundary Between Placement and Floorplanning .....	103
5.4	Flexible Whitespace Allocation .....	104
5.4.1	Uniform Whitespace .....	104
5.4.2	Minimum Local Whitespace .....	105
5.4.3	Safe Whitespace .....	105
5.5	Detail Placement .....	107
5.5.1	RowIroning .....	107
5.5.2	Optimal Branch-and-Bound Placement .....	107
5.5.3	Greedy Cell Movement .....	108
5.6	Placement for Routability .....	110
5.6.1	Optimizing Steiner Wire length .....	110
5.6.2	Congestion-Based Outline Shifting .....	112
5.7	Improved RTL Placement .....	113
5.7.1	Selective Floorplanning for Multimillion Gate Designs .....	113
5.7.2	Temporary Macro Deflation .....	116
5.7.3	Whitespace Reallocation Using Linear Programming and Min-Cost Max-Flow .....	117
5.8	Incremental Placement .....	118
5.8.1	General Framework .....	118
5.8.2	Fast Outline Selection .....	119
5.8.3	Scalability .....	120
5.8.4	Handling Macros and Obstacles .....	122
5.8.5	Relaxing Overfullness Constraints .....	122
5.8.6	Satisfying Density Constraints .....	124
5.9	Memory Profile .....	124

5.10	Performance on Publicly Available Benchmarks . . . . .	125
5.10.1	Routing Benchmarks . . . . .	125
5.10.2	Mixed-Size Benchmarks . . . . .	126
5.10.3	ISPD Contest Benchmarks . . . . .	129
5.11	Conclusions . . . . .	131
	References . . . . .	131
<b>6</b>	<b>Congestion Minimization in Modern Placement Circuits . . . . .</b>	<b>135</b>
6.1	Introduction . . . . .	135
6.2	Overview of Dragon . . . . .	136
6.2.1	Framework of Dragon . . . . .	137
6.3	Mixed-Size Placement . . . . .	138
6.3.1	Macro-Aware Partitioning . . . . .	139
6.3.2	Bin-Based Simulated Annealing . . . . .	141
6.3.3	Legalization . . . . .	142
6.4	Congestion Estimation . . . . .	142
6.4.1	Rent's Rule . . . . .	143
6.4.2	Peak Congestion Analysis . . . . .	143
6.4.3	Regional Congestion Estimation . . . . .	146
6.5	Congestion Removal . . . . .	153
6.5.1	Problem Formulation . . . . .	154
6.5.2	Row White Space Allocation . . . . .	155
6.5.3	Grid White Space Allocation . . . . .	157
6.5.4	Placement Flow . . . . .	157
6.5.5	Post-Allocation Optimization . . . . .	157
6.6	Target Utilization Control . . . . .	158
6.7	Experimental Result . . . . .	160
	References . . . . .	162

---

## Part IV Multilevel Placement Techniques

---

<b>7</b>	<b>APlace: A High Quality, Large-Scale Analytical Placer . . . . .</b>	<b>167</b>
7.1	Introduction . . . . .	167
7.2	Clustering and Unclustering . . . . .	169
7.3	Global Placement . . . . .	171
7.3.1	Constrained Minimization Formulation . . . . .	171
7.3.2	Quadratic Penalty Method and Conjugate Gradient Solver . . . . .	174
7.3.3	Multi-Level Algorithm . . . . .	174
7.4	Legalization and Detailed Placement . . . . .	177
7.4.1	Global Moving . . . . .	177
7.4.2	Whitespace Distribution . . . . .	178
7.4.3	Cell Order Polishing . . . . .	179
7.5	ISPD'06 Contest and APlace3.0 . . . . .	181

7.5.1	Exploring Alternative Wirelength Functions . . . . .	181
7.5.2	Exploring Alternative Density Functions . . . . .	182
7.6	Experimental Results . . . . .	183
	References . . . . .	189
<b>8</b>	<b>FastPlace: An Efficient Multilevel Force-Directed Placement</b>	
	<b>Algorithm</b> . . . . .	193
8.1	Introduction . . . . .	193
8.2	Overview of the Algorithm . . . . .	194
8.3	Quadratic Placement Methodology . . . . .	196
8.4	Hybrid Net Model . . . . .	197
	8.4.1 Clique and Star Net Models . . . . .	198
	8.4.2 Hybrid Net Model . . . . .	199
8.5	Cell Shifting . . . . .	201
	8.5.1 Shifting of Standard-cells . . . . .	201
	8.5.2 Shifting of Macro-Blocks . . . . .	202
	8.5.3 Addition of Spreading Forces . . . . .	204
8.6	Iterative Local Refinement . . . . .	205
	8.6.1 Bin Structure for <i>r-ILR</i> . . . . .	206
	8.6.2 ILR for Simultaneous Spreading and Wirelength Minimization . . . . .	206
	8.6.3 ILR for Handling Placement Blockages . . . . .	206
	8.6.4 ILR for Placement Congestion Control . . . . .	208
8.7	Clustering for Placement . . . . .	209
	8.7.1 Two-Level Clustering Scheme . . . . .	209
8.8	Legalization . . . . .	212
	8.8.1 Legalization of Macro-Blocks . . . . .	212
	8.8.2 Legalization of Standard-Cells . . . . .	215
8.9	FastDP: Efficient and Effective Detailed Placement . . . . .	215
	8.9.1 Global Swap . . . . .	215
	8.9.2 Vertical Swap . . . . .	219
	8.9.3 Local Re-Ordering . . . . .	219
	8.9.4 Single-Segment Clustering . . . . .	220
8.10	Experimental Results and Analysis . . . . .	222
	8.10.1 Runtime Analysis of the Algorithm . . . . .	222
	8.10.2 ISPD-2005 Placement Contest Benchmarks . . . . .	222
	8.10.3 ISPD-2006 Placement Contest Benchmarks . . . . .	224
	8.10.4 PEKO-MS Benchmarks . . . . .	225
8.11	Conclusions . . . . .	226
	References . . . . .	227
<b>9</b>	<b>mFAR: Multilevel Fixed-Points Addition-Based VLSI Placement . . . .</b>	<b>229</b>
9.1	Introduction . . . . .	229
9.2	Background . . . . .	230
9.3	Fixed Points . . . . .	231

9.3.1	Fixed-Points and Force-Equilibrium State . . . . .	231
9.3.2	Fixed-Points Addition . . . . .	233
9.4	Fixed-Points Addition-Based Placement . . . . .	235
9.4.1	Fixed Points vs. Constant Forces . . . . .	235
9.4.2	Fixed Points in Global Placement . . . . .	236
9.4.3	Detailed Placement . . . . .	240
9.5	mFAR: Multilevel Fixed-Point Addition-Based Placement . . . . .	240
9.6	Experimental Results . . . . .	242
9.6.1	ISPD05 Placement Contest Benchmarks . . . . .	242
9.6.2	ISPD06 Placement Contest Benchmarks . . . . .	242
9.6.3	PEKO 2005 . . . . .	243
9.6.4	PEKO 2006 . . . . .	243
9.7	Conclusions . . . . .	244
	References . . . . .	244
<b>10</b>	<b>mPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control</b> . . . . .	<b>247</b>
10.1	Introduction . . . . .	247
10.2	Definitions and Notations . . . . .	248
10.3	Problem Formulation . . . . .	248
10.4	Multilevel Framework . . . . .	249
10.4.1	Coarsening . . . . .	250
10.4.2	Relaxation . . . . .	253
10.4.3	Interpolation . . . . .	253
10.4.4	Multilevel Flow . . . . .	255
10.5	Generalized Force-Directed Algorithm . . . . .	255
10.5.1	Constrained Minimization Problem Formulation . . . . .	256
10.5.2	Problem Solver . . . . .	260
10.5.3	Analysis and Enhancements of the GFD Algorithm . . . . .	263
10.6	Legalization and Detailed Placement . . . . .	274
10.6.1	Macro Legalization . . . . .	276
10.6.2	Cell Legalization . . . . .	281
10.6.3	Further Wirelength Reduction . . . . .	283
10.7	Numerical Results . . . . .	284
	References . . . . .	285
<b>11</b>	<b>NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs</b> . . . . .	<b>289</b>
11.1	Introduction . . . . .	289
11.2	Analytical Placement Model . . . . .	290
11.3	Core Techniques . . . . .	292
11.3.1	Global Placement . . . . .	292
11.3.2	Legalization . . . . .	297
11.3.3	Detailed Placement . . . . .	298
11.4	Experimental Results . . . . .	303
11.4.1	Dynamic Step-Size Control . . . . .	303

11.4.2 Look-Ahead Legalization .....	303
11.4.3 HPWL and Runtime Analysis .....	303
11.4.4 Wire-Model Comparison .....	306
11.4.5 PEKO-MS Benchmarks .....	307
References .....	308
<b>12 Conclusion and Challenges .....</b>	<b>311</b>
<b>Index .....</b>	<b>313</b>

Modern Circuit Placement

Best Practices and Results

Nam, G.-J.; Cong, J.J. (Eds.)

2007, XX, 324 p., Hardcover

ISBN: 978-0-387-36837-5