

Contents

List of Examples	xiii
List of Figures	xxv
List of Tables	xxvii
Preface	xxix
Acknowledgments	xxxv
1. VERIFICATION GUIDELINES	1
1.1 The Verification Process	2
1.2 The Verification Methodology Manual	4
1.3 Basic Testbench Functionality	5
1.4 Directed Testing	5
1.5 Methodology Basics	7
1.6 Constrained-Random Stimulus	8
1.7 What Should You Randomize?	10
1.8 Functional Coverage	13
1.9 Testbench Components	14
1.10 Layered Testbench	15
1.11 Building a Layered Testbench	21
1.12 Simulation Environment Phases	22
1.13 Maximum Code Reuse	23
1.14 Testbench Performance	23
1.15 Conclusion	24
2. DATA TYPES	25
2.1 Built-In Data Types	25
2.2 Fixed-Size Arrays	28
2.3 Dynamic Arrays	34
2.4 Queues	36
2.5 Associative Arrays	38

2.6	Linked Lists	40
2.7	Array Methods	41
2.8	Choosing a Storage Type	46
2.9	Creating New Types with typedef	48
2.10	Creating User-Defined Structures	50
2.11	Type conversion	52
2.12	Enumerated Types	55
2.13	Constants	59
2.14	Strings	59
2.15	Expression Width	60
2.16	Conclusion	61
3.	PROCEDURAL STATEMENTS AND ROUTINES	63
3.1	Procedural Statements	63
3.2	Tasks, Functions, and Void Functions	65
3.3	Task and Function Overview	65
3.4	Routine Arguments	66
3.5	Returning from a Routine	72
3.6	Local Data Storage	73
3.7	Time Values	75
3.8	Conclusion	77
4.	CONNECTING THE TESTBENCH AND DESIGN	79
4.1	Separating the Testbench and Design	80
4.2	The Interface Construct	82
4.3	Stimulus Timing	88
4.4	Interface Driving and Sampling	96
4.5	Connecting It All Together	103
4.6	Top-Level Scope	104
4.7	Program – Module Interactions	106
4.8	SystemVerilog Assertions	107
4.9	The Four-Port ATM Router	109
4.10	The ref Port Direction	117
4.11	The End of Simulation	118
4.12	Directed Test for the LC3 Fetch Block	118
4.13	Conclusion	124
5.	BASIC OOP	125
5.1	Introduction	125
5.2	Think of Nouns, not Verbs	126
5.3	Your First Class	126

5.4	Where to Define a Class	127
5.5	OOP Terminology	128
5.6	Creating New Objects	129
5.7	Object Deallocation	132
5.8	Using Objects	134
5.9	Static Variables vs. Global Variables	134
5.10	Class Methods	138
5.11	Defining Methods Outside of the Class	139
5.12	Scoping Rules	141
5.13	Using One Class Inside Another	144
5.14	Understanding Dynamic Objects	147
5.15	Copying Objects	151
5.16	Public vs. Local	157
5.17	Straying Off Course	157
5.18	Building a Testbench	158
5.19	Conclusion	159
6.	RANDOMIZATION	161
6.1	Introduction	161
6.2	What to Randomize	162
6.3	Randomization in SystemVerilog	165
6.4	Constraint Details	167
6.5	Solution Probabilities	178
6.6	Controlling Multiple Constraint Blocks	182
6.7	Valid Constraints	183
6.8	In-line Constraints	184
6.9	The pre_randomize and post_randomize Functions	185
6.10	Random Number Functions	187
6.11	Constraints Tips and Techniques	187
6.12	Common Randomization Problems	193
6.13	Iterative and Array Constraints	195
6.14	Atomic Stimulus Generation vs. Scenario Generation	204
6.15	Random Control	207
6.16	Random Number Generators	209
6.17	Random Device Configuration	213
6.18	Conclusion	216
7.	THREADS AND INTERPROCESS COMMUNICATION	217
7.1	Working with Threads	218
7.2	Disabling Threads	228
7.3	Interprocess Communication	232
7.4	Events	233
7.5	Semaphores	238
7.6	Mailboxes	240

7.7	Building a Testbench with Threads and IPC	253
7.8	Conclusion	257
8.	ADVANCED OOP AND TESTBENCH GUIDELINES	259
8.1	Introduction to Inheritance	260
8.2	Blueprint Pattern	265
8.3	Downcasting and Virtual Methods	270
8.4	Composition, Inheritance, and Alternatives	274
8.5	Copying an Object	279
8.6	Abstract Classes and Pure Virtual Methods	282
8.7	Callbacks	284
8.8	Parameterized Classes	290
8.9	Conclusion	293
9.	FUNCTIONAL COVERAGE	295
9.1	Coverage Types	298
9.2	Functional Coverage Strategies	301
9.3	Simple Functional Coverage Example	303
9.4	Anatomy of a Cover Group	305
9.5	Triggering a Cover Group	307
9.6	Data Sampling	310
9.7	Cross Coverage	319
9.8	Generic Cover Groups	325
9.9	Coverage Options	327
9.10	Analyzing Coverage Data	329
9.11	Measuring Coverage Statistics During Simulation	331
9.12	Conclusion	332
10.	ADVANCED INTERFACES	333
10.1	Virtual Interfaces with the ATM Router	334
10.2	Connecting to Multiple Design Configurations	342
10.3	Procedural Code in an Interface	347
10.4	Conclusion	350
11.	A COMPLETE SYSTEMVERILOG TESTBENCH	351
11.1	Design Blocks	351
11.2	Testbench Blocks	356
11.3	Alternate Tests	377
11.4	Conclusion	379
12.	INTERFACING WITH C	381
12.1	Passing Simple Values	382

<i>Contents</i>	xi
12.2 Connecting to a Simple C Routine	385
12.3 Connecting to C++	393
12.4 Simple Array Sharing	398
12.5 Open arrays	400
12.6 Sharing Composite Types	404
12.7 Pure and Context Imported Methods	407
12.8 Communicating from C to SystemVerilog	407
12.9 Connecting Other Languages	418
12.10 Conclusion	419
References	421
Index	423

SystemVerilog for Verification

A Guide to Learning the Testbench Language Features

Spear, C.

2008, XXXVI, 429 p. 5 illus., Hardcover

ISBN: 978-0-387-76529-7