
Contents

List of Symbols	XVII
List of Acronyms	XXV
1 Introduction	1
2 III-N Materials, and the State-of-the-Art of Devices and Circuits	3
2.1 State-of-the-Art of Materials Research	3
2.1.1 Binary Materials	4
2.1.2 Material Limitations	20
2.1.3 Thermal Properties and Limitations	21
2.1.4 Ternary and Quaternary III-N Materials	23
2.2 Polar Semiconductors for Electronics	28
2.2.1 Spontaneous Polarization	28
2.2.2 Piezoelectric Polarization	30
2.2.3 Device Design Using Polarization-Induced Charges ..	32
2.2.4 Analytical Calculation of Channel Charge Concentrations	38
2.2.5 Doping Issues	38
2.2.6 Surfaces and Interfaces	40
2.2.7 Transport Properties in Polarized Semiconductors ...	46
2.2.8 Polarization-Based Devices and Their Specific Properties	48
2.3 Electrical and Thermal Limitations of Materials and Devices	48
2.3.1 Physical Modeling of Devices	49
2.3.2 Devices: Figures-of-Merit	51
2.3.3 III-N Devices: Frequency Dispersion	52
2.4 Substrates for Electronic Devices	55
2.4.1 Criteria for Substrate Choice	55
2.4.2 Silicon Carbide Substrates	56

2.4.3	Sapphire Substrates	61
2.4.4	Silicon Substrates	62
2.4.5	GaN and AlN Substrates	62
2.5	State-of-the-Art of Devices and Circuits	65
2.5.1	Nitride-Based Diodes	65
2.5.2	Power Electronics	66
2.5.3	RF-Metal Semiconductor Field-Effect Transistors (MESFETs)	68
2.5.4	Metal Insulator Semiconductor Field-Effect Transistors (MISFETs)	70
2.5.5	High-Electron Mobility Transistors (HEMTs)	71
2.5.6	Heterojunction Bipolar Transistors (HBTs)	84
2.5.7	MMIC HEMT Technology	86
2.6	Applications Issues	87
2.6.1	Broadband Communication	88
2.6.2	Radar Components	88
2.6.3	Electronics in Harsh Environments	89
2.7	Problems	90
3	Epitaxy for III-N-Based Electronic Devices	91
3.1	The AlGaIn/GaN Material System	92
3.1.1	Metal Organic Chemical Vapor Deposition (MOCVD)	92
3.1.2	Molecular Beam Epitaxy (MBE)	112
3.1.3	MOCVD and MBE Growth on Alternative Substrates	121
3.1.4	Epitaxial Lateral Overgrowth (ELO)	122
3.1.5	Hydride Vapor Phase Epitaxy (HVPE)	122
3.2	Indium-Based Compounds and Heterostructures	123
3.2.1	MOCVD Growth of Indium-Based Layers	124
3.2.2	MBE Growth of Indium-Based Layers	125
3.2.3	Indium-Based Heterostructure Growth	126
3.3	Doping and Defects	127
3.3.1	MOCVD Growth	128
3.3.2	MBE Growth	130
3.4	Epitaxial Device Design	131
3.4.1	Geometrical Considerations	131
3.4.2	Growth of Cap Layers	133
3.4.3	Doping	134
3.4.4	AlN Interlayer	135
3.4.5	Channel Concepts	137
3.4.6	Epitaxial In-Situ Device Passivation	137
3.5	Problems	138

4	Device Processing Technology	139
4.1	Processing Issues	139
4.2	Device Isolation	142
4.2.1	Mesa Structures	143
4.2.2	Ion Implantation for Isolation	143
4.3	Contact Formation	144
4.3.1	Ohmic Contacts	144
4.3.2	Schottky Contacts	151
4.4	Lithography	157
4.4.1	Optical Lithography	157
4.4.2	Electron Beam Lithography	158
4.4.3	Field Plates and Gate Extensions	160
4.5	Etching and Recess Processes	165
4.5.1	Dry Etching	166
4.5.2	Wet Etching	169
4.5.3	Recess Processes	170
4.6	Surface Engineering and Device Passivation	174
4.6.1	Passivation of the Ungated Device Region	174
4.6.2	Physical Trapping Mechanisms	177
4.6.3	Trap Characterization	178
4.6.4	Technological Measures: Surface Preparation and Dielectrics	182
4.6.5	Epitaxial Measures: Surface Preparation and Dielectrics	188
4.7	Gate Dielectrics	189
4.8	Processing for High-Temperature Operation	191
4.9	Backside Processing	192
4.9.1	Thinning Technologies	192
4.9.2	Viahole Etching and Drilling Technologies	193
4.9.3	Viahole Metallization	195
4.10	Problems	196
5	Device Characterization and Modeling	197
5.1	Device Characteristics	197
5.1.1	Compact FET Analysis	197
5.1.2	Compact Bipolar Analysis	209
5.2	Frequency Dispersion	211
5.2.1	Dispersion Effects and Characterization	211
5.2.2	Dispersion Characterization and Analysis	214
5.2.3	Models for Frequency Dispersion in Devices	217
5.2.4	Suppression of Frequency Dispersion	220
5.3	Small-Signal Characterization, Analysis, and Modeling	220
5.3.1	RF-Characterization and Invariants	220
5.3.2	Common-Source HEMTs	222
5.3.3	Dual-Gate HEMTs	227

5.3.4	Pulsed-DC- and RF-Characteristics	227
5.3.5	Small-Signal Modeling	230
5.4	Large-Signal Analysis and Modeling	235
5.4.1	Large-Signal Characterization and Loadpull Results	235
5.4.2	Large-Signal Modeling	241
5.5	Linearity Analysis and Modeling	255
5.5.1	Basic Understanding	256
5.5.2	Nitride-Specific Linearity Analysis	259
5.6	Noise Analysis	262
5.6.1	Low-Frequency Noise	262
5.6.2	RF-Noise Analysis and Characterization	265
5.7	Problems	270
6	Circuit Considerations and III-N Examples	271
6.1	Passive Circuit Modeling	271
6.1.1	Coplanar-Waveguide Transmission-Line Elements	271
6.1.2	Microstrip-Transmission-Line Elements	273
6.2	High-Voltage High-Power Amplifiers	274
6.2.1	Basic Principles of High-Voltage High-Power Operation	274
6.2.2	General Design Considerations of III-N Amplifiers	278
6.2.3	Mobile Communication Amplifiers Between 500 MHz and 6 GHz	279
6.2.4	C-Frequency Band High-Power Amplifiers	285
6.2.5	X-Band High-Power Amplifiers	287
6.2.6	Design, Impedance Levels, and Matching Networks	294
6.2.7	Broadband GaN Highly Linear Amplifiers	297
6.2.8	GaN Mm-wave Power Amplifiers	298
6.3	Robust GaN Low-Noise Amplifiers	300
6.3.1	State-of-the-Art of GaN Low-Noise Amplifiers	300
6.3.2	Examples of GaN MMIC LNAs	301
6.4	Oscillators, Mixers, and Attenuators	304
6.4.1	Oscillators	307
6.4.2	GaN HEMT Mixer Circuits	307
6.4.3	Attenuators and Switches	308
6.5	Problems	309
7	Reliability Aspects and High-Temperature Operation	311
7.1	An Overview of Device Testing and of Failure Mechanisms	311
7.1.1	Description of Device Degradation	311
7.1.2	Degradation Mechanisms in III-N FETs	314
7.1.3	III-V HBT Device Degradation	316
7.2	Analysis of Nitride-Specific Degradation Mechanisms	317
7.2.1	DC-Degradation	318
7.2.2	RF-Degradation	322

7.3	Failure Analysis	324
7.3.1	Failure Mechanisms	325
7.3.2	Reliability Case Studies	327
7.4	Radiation Effects	331
7.5	High-Temperature Operation	332
7.6	Problems	336
8	Integration, Thermal Management, and Packaging	337
8.1	Passive MMIC Technologies	337
8.1.1	Passive Element Technologies	337
8.1.2	Microstrip Backend Technology	340
8.2	Integration Issues	341
8.3	Thermal Management	343
8.3.1	Thermal Analysis	343
8.3.2	Thermal Material Selection and Modeling	345
8.3.3	Basic Thermal Findings, Heat Sources, and Thermal Resistances	349
8.3.4	Backside Cooling	352
8.3.5	Flip-Chip Integration	355
8.3.6	Dynamic Thermal Effects	357
8.4	Device and MMIC Packaging	358
8.4.1	Dicing	358
8.4.2	Die-Attach	359
8.4.3	Package Technology Selection	361
8.4.4	Thermal Management for Linear Applications	363
8.4.5	Active Cooling	365
8.5	Problems	366
9	Outlook	367
	Appendix	369
	References of Chapter 2	371
	References of Chapter 3	395
	References of Chapter 4	405
	References of Chapter 5	419
	References of Chapter 6	429
	References of Chapter 7	439
	References of Chapter 8	447
	Index	455



<http://www.springer.com/978-3-540-71890-1>

Gallium Nitride Electronics

Quay, R.

2008, XXIX, 470 p., Hardcover

ISBN: 978-3-540-71890-1