

Contents

Summary and Objective of the Book	v
About the Editors	vii
Preface.....	ix
Contributors	xxiii
1 Fundamentals of VLSI Testing.....	1
Laung-Terng Wang and Charles E. Stroud	
1.1 Introduction	1
1.2 Fault Models	5
1.3 Design for Testability	7
1.3.1 Ad Hoc Methods.....	7
1.3.2 Scan Design	10
1.3.3 Built-In Self-Test	11
1.3.4 Test Compression	13
1.4 Logic Testing	15
1.5 Memory Testing	19
1.6 System-On-Chip Testing	23
1.7 Summary and Conclusions	25
References	26
2 Power Issues During Test	31
Sandip Kundu and Alodeep Sanyal	
2.1 Introduction	31
2.2 Power and Energy Basics	33
2.2.1 Static Dissipation	33
2.2.1.1 Reverse-Biased pn Junction Leakage Current ..	34
2.2.1.2 Sub-threshold Leakage Current	34
2.2.1.3 Gate Leakage Current	35
2.2.1.4 Gate-Induced Drain Leakage Current.....	36

2.2.2	Dynamic Dissipation	37
2.2.2.1	Dynamic Dissipation Due to Charging and Discharging of Load Capacitors ..	37
2.2.2.2	Dynamic Dissipation Due to Short-Circuit Current	39
2.2.3	Total Power Dissipation	40
2.2.4	Energy Dissipation	40
2.3	Manufacturing Test Flow	41
2.3.1	Characterization Test	41
2.3.2	Production Test	41
2.3.3	Burn-in Test	41
2.3.4	Incoming Inspection	42
2.3.5	Typical Test Flow	42
2.4	Power Delivery Issues During Test	43
2.4.1	Packaging	44
2.4.2	Power Grid Issues	46
2.4.3	Power Supply Noise	46
2.4.3.1	Low-Frequency Power Droop	47
2.4.3.2	Mid-Frequency Power Droop	48
2.4.3.3	High-Frequency Power Droop	48
2.4.3.4	Voltage Drop During At-Speed Scan	49
2.5	Thermal Issues During Test	50
2.6	Test Throughput Problem	52
2.6.1	Limited Power Availability During Wafer Sort Test	52
2.6.2	Reduction in Test Frequency During Package Test	53
2.6.3	Constraint on Simultaneous Testing of Multiple Cores	53
2.6.4	Noisy Power Supply During Wafer Sort Test	53
2.7	Manufacturing Yield Loss	54
2.7.1	ATE Timing Inaccuracy	54
2.7.2	Application of Illegal Test Vectors	55
2.8	Test Power Metrics and Estimation	56
2.8.1	Power Metrics	57
2.8.2	Modeling of Power and Energy Metrics	57
2.8.3	Test Power Estimation	59
2.9	Summary	60
	References	61
3	Low-Power Test Pattern Generation	65
	Xiaoqing Wen and Seongmoon Wang	
3.1	Introduction	65
3.2	Low-Power ATPG	67
3.2.1	General Low-Power Test Generation	67
3.2.2	Low-Shift-Power Scan Test Generation	68

3.2.3	Low-Capture-Power Scan Test Generation	69
3.2.3.1	Capture-Safety Checking	72
3.2.3.2	LCP ATPG Technique 1: Reversible Backtracking	74
3.2.3.3	LCP ATPG Technique 2: Clock Manipulation ..	75
3.3	Low-Power Test Compaction	78
3.3.1	Low-Power Dynamic Compaction	78
3.3.2	Low-Power Static Compaction	79
3.3.2.1	Low-Shift-Power Static Compaction	79
3.3.2.2	Low-Capture-Power Static Compaction	80
3.4	Low-Power X-Filling	81
3.4.1	Test Cube Preparation	82
3.4.1.1	Direct Generation	82
3.4.1.2	Test Relaxation	83
3.4.2	Low-Shift-Power X-Filling	87
3.4.2.1	Shift-In Power Reduction	88
3.4.2.2	Shift-Out Power Reduction	89
3.4.2.3	Total Shift Power Reduction	89
3.4.3	Low-Capture-Power X-Filling	90
3.4.3.1	FF-Oriented X-Filling	90
3.4.3.2	Node-Oriented X-Filling	95
3.4.3.3	Critical-Area-Oriented X-Filling	97
3.4.4	Low-Shift-and-Capture-Power X-Filling	97
3.4.4.1	Impact-Oriented X-Filling	98
3.4.4.2	X-Distribution-Controlled Test Relaxation and Hybrid X-Filling	99
3.4.4.3	Bounded Adjacent Fill	101
3.4.5	Low-Power X-Filling for Compressed Scan Testing	101
3.4.5.1	X-Filling for Code-Based Test Compression ...	102
3.4.5.2	X-Filling for Linear- Decompressor-Based Test Compression	104
3.4.5.3	X-Filling in Broadcast-Based Test Compression	105
3.5	Low-Power Test Ordering	105
3.5.1	Internal-Transition-Based Ordering	105
3.5.2	Inter-Vector-Hamming-Distance-Based Ordering	106
3.5.3	Input-Transition-Density-Based Ordering	107
3.6	Low-Power Memory Test Generation	108
3.6.1	Address Switching Activity Reduction	108
3.6.2	Precharge Restriction	109
3.7	Summary and Conclusions	110
	References	111

4	Power-Aware Design-for-Test	117
	Hans-Joachim Wunderlich and Christian G. Zoellin	
4.1	Introduction	117
4.2	Power Consumption in Scan Design	118
4.2.1	Power Consumption of the Circuit Under Test	118
4.2.2	Types of Power Consumption in Scan Testing	119
4.3	Low-Power Scan Cells	121
4.3.1	Power Considerations of Standard Scan Cells	121
4.3.2	Scan Clock Gating	122
4.3.3	Test Planning for Scan Clock Gating	125
4.3.4	Toggle Suppression	127
4.4	Scan Path Organization	128
4.4.1	Scan Path Segmentation	129
4.4.2	Extended Clock Schemes for Scan Segmentation	131
4.4.3	Scan Cell Clustering	133
4.4.4	Scan Cell Ordering	134
4.4.5	Scan Tree and Scan Forest	136
4.4.6	Inserting Logic into the Scan Path	138
4.5	Partitioning for Low Power	139
4.5.1	Partitioning by Clock Gating	140
4.5.2	Partitioning in Core-Based Design	141
4.5.3	Partitioning of the Combinational Logic	142
4.6	Summary and Conclusions	143
	References	144
5	Power-Aware Test Data Compression and BIST	147
	Sandeep Kumar Goel and Krishnendu Chakrabarty	
5.1	Introduction	147
5.2	Coding-Based Compression Methods	150
5.2.1	Golomb Code	150
5.2.2	Alternating Run-Length Code	152
5.2.3	Recent Advances in Coding-Based Compression Methods	154
5.3	LFSR-Decompressor-Based Compression Methods	157
5.4	Broadcast-Scan-Based Compression Methods	158
5.5	Low-Power BIST Techniques	159
5.5.1	Vector Inhibition and Selection	162
5.5.2	Modified TPG	163
5.5.3	Modified Scan and Reordering	167
5.5.4	Test Scheduling	168
5.6	Summary and Conclusions	169
	References	169

6	Power-Aware System-Level Test Planning	175
	Erik Larsson and C.P. Ravikumar	
6.1	Introduction	175
6.2	Core-Based Test Architecture Design and Test Planning	178
6.2.1	Core Test Wrapper	179
6.2.2	Test Access Mechanism Design	180
6.2.3	Test Scheduling	181
6.3	Power Modeling, Estimation, and Manipulation	183
6.3.1	Modeling Power Consumption and Constraints	185
6.3.1.1	Power Modeling	185
6.3.1.2	Power Constraint Modeling	187
6.3.2	Power Estimation	188
6.3.3	Power Manipulation	191
6.3.3.1	Power-Aware Wrapper Design	192
6.3.3.2	Ordering of Test Data	193
6.4	Power-Constrained Test Planning	194
6.4.1	Power-Constrained Test Scheduling	195
6.4.2	Power-Aware Test Architecture Design and Test Scheduling	198
6.4.3	Power-Constrained Test Planning Utilizing Power-Aware DfT	200
6.4.3.1	DfT for Shift-Power Reduction	200
6.4.3.2	DfT for Capture-Power Reduction	201
6.5	Hierarchical Test Planning Strategies for SOCs	202
6.5.1	Low-Power Test Planning for Multiple Clock Domains ...	202
6.5.2	IDDQ Test Planning for Core-Based System Chips	204
6.6	Summary	206
	References	207
7	Low-Power Design Techniques and Test Implications	213
	Kaushik Roy and Swarup Bhunia	
7.1	Introduction	213
7.2	Low-Power Design Trends	216
7.2.1	Dynamic Power Reduction Techniques	216
7.2.1.1	Circuit Optimization for Low Power	216
7.2.1.2	Clock Gating	217
7.2.1.3	Operand Isolation	217
7.2.1.4	Advanced Power and Thermal Management ...	218
7.2.2	Leakage Power Reduction Techniques	219
7.2.2.1	Input Vector Control	219
7.2.2.2	Dual- V_{th} Design	220
7.2.2.3	Supply Gating	221
7.2.2.4	Shannon Cofactoring-Based Dynamic Supply Gating	222
7.2.2.5	Leakage Control in Memory	223

7.3	Power Specification Format.....	223
7.4	Implications to Test Requirement and Test Cost.....	226
7.4.1	Impact of Dynamic Power Reduction	
	Techniques on Test	226
7.4.1.1	Static Design-Time Techniques	226
7.4.1.2	Dynamic Power Reduction Techniques	227
7.4.2	Impact of Leakage Power Reduction	
	Techniques on Test	228
7.4.2.1	Leakage Reduction Using IVC.....	228
7.4.2.2	Shannon Decomposition-Based	
	Logic Synthesis	228
7.4.2.3	Leakage Reduction in Memory	228
7.4.2.4	Thermal Stability During Burn-In	229
7.5	Low-Power Design Techniques for Test Power	
	and Coverage Improvement.....	229
7.6	Self-Calibrating and Self-Correcting Systems	
	for Power-Related Failure Detection	234
7.6.1	Self-Calibration and Repair in Logic Circuits.....	234
7.6.1.1	RAZOR	234
7.6.1.2	Body Biasing and Effect on Delay Test.....	235
7.6.1.3	Process Compensation in Dynamic Circuits....	236
7.6.1.4	Delay Calibration	237
7.6.2	Self-Repairing SRAM	237
7.7	Summary and Conclusions	239
	References.....	239
8	Test Strategies for Multivoltage Designs	243
	Saqib Khursheed and Bashir M. Al-Hashimi	
8.1	Introduction	243
8.2	Test for Multivoltage Design: Bridge Defect	244
8.2.1	Resistive Bridge Behavior at Single-V _{dd} Setting	245
8.2.2	Resistive Bridge Behavior at Multi-V _{dd} Settings.....	248
8.2.3	Cost-Effective Test for Resistive Bridge.....	251
	8.2.3.1 Test Point Insertion	252
	8.2.3.2 Gate Sizing	252
8.3	Test for Multivoltage Design: Open Defect	255
8.3.1	Testing Full-Open Defect	255
8.3.2	Testing Resistive Open Defect	258
8.4	DFT for Low-Power Design	261
8.4.1	Multivoltage-Aware Scan	261
8.4.2	Power-Managed Scan Using Adaptive Voltage Scaling ...	263
8.5	Open Research Problems	265
8.5.1	Impact of Voltage and Process Variation	
	on Test Quality	265

8.5.2	Diagnosis for Multivoltage Designs	266
8.5.3	Voltage Scaling for Nanoscale SRAM	267
8.6	Summary and Conclusions	268
	References	268
9	Test Strategies for Gated Clock Designs	273
	Brion Keller and Krishna Chakravadhanula	
9.1	Introduction	273
9.2	DFT for Clock Gating Logic	276
9.2.1	Safe Gating of Clocks in Edge Sensitive Designs	276
9.2.2	Edge Sensitive, MUXed Scan	276
9.2.3	LSSD	280
9.2.4	Advanced DFT with On-Product Clock Generation (OPCG)	281
9.2.5	Overriding of Functional Clock Gating	282
9.3	Taking Advantage of Clock Gating	282
9.3.1	Locating Where Clocks are Gated	286
9.3.2	Identifying “Default” Values	288
9.3.3	Dynamically Augmenting a Test	290
9.4	Summary and Conclusions	291
	References	292
10	Test of Power Management Structures	295
	Mark Kassab and Mohammad Tehranipoor	
10.1	Clock Gating Logic	295
10.1.1	Controlling Clock Gaters during Test	296
10.1.2	Impact on Testability of the Clock Gater and its Control Logic	296
10.1.3	Impact on Power and Pattern Count	297
10.2	Power Control Logic	298
10.2.1	Role of Power Control Logic	298
10.2.2	Power Control during Shift	299
10.2.3	Power Control during Capture	300
10.2.4	Testing the Power Control Logic	301
10.3	Power Switches	303
10.3.1	Types of Power Switches	304
10.3.2	Testing of Power Switches	305
10.3.3	Methodologies for Testing Power Switches	305
10.3.4	Testing Problems and Possible Solution	311
10.4	Low-Power Cells	312
10.4.1	State Retention Registers	312
10.4.2	Isolation Cells	313
10.4.3	Level Shifters	314
10.5	Power Distribution Network	314
10.5.1	PDN Structures	316

10.5.2	Open Defects in PDNs	317
10.5.3	Pattern Generation Procedure	318
10.6	Summary and Conclusions	321
	References.....	321
11	EDA Solution for Power-Aware Design-for-Test	323
	Mokhtar Hirech	
11.1	Introduction.....	323
11.2	Design Flows for Power Management	325
11.2.1	Multi-voltage and Power Gating Context	325
11.2.2	Unified Power Format	327
11.2.2.1	Creation of Power Domains	327
11.2.2.2	Top-Level Connections	327
11.2.2.3	Primary Power Nets	328
11.2.2.4	Creation and Mapping of Power Switch Cell.....	328
11.2.2.5	Definition of Isolation Strategy and Isolation Control	328
11.2.2.6	Retention Strategy and Retention Control in pd1	329
11.2.2.7	Power State Table	329
11.2.2.8	Level Shifter Strategy.....	329
11.3	Test Automation Objectives	330
11.3.1	Quality of Results	330
11.3.2	DFT Requirements in Mission Mode.....	330
11.3.3	Integration into Design Flows.....	331
11.4	Integration of Power Management Techniques in Design-for-Test Synthesis Flows	331
11.4.1	DFT for Low-Power Rules	332
11.4.1.1	Stability of Test Modes during Test.....	333
11.4.1.2	Controllability of Isolation Enables.....	334
11.4.1.3	Controllability of Retention Signals	334
11.4.1.4	Scan Architecting across Power Domains	334
11.4.1.5	Controllability of Power Switches	334
11.4.1.6	Power Mode to Test Mode Mapping	335
11.4.2	Handling of State Retention Registers.....	335
11.4.3	Impact on DFT Architecture	337
11.4.3.1	User Control.....	337
11.4.3.2	Minimizing Domains Crossing.....	337
11.4.3.3	Impact on Scan Chain Reordering	338
11.4.4	Impact on DFT Implementation	340
11.4.4.1	Re-use of LS and ISO Cells during Scan Stitching.....	340
11.4.4.2	Automatic Insertion of LS and ISO Cells.....	341
11.4.4.3	Design Synthesis Flow Impact	342

11.4.5	Power Annotation and Hierarchical Design Flows	342
11.4.5.1	Low-Power Annotation	343
11.4.5.2	Scan Modeling Enhancement	343
11.4.5.3	Voltage Annotation for DFT Insertion	343
11.4.5.4	Power Domain Annotation for DFT Insertion ..	344
11.5	Test Planning	345
11.5.1	Predictability of Results	345
11.5.2	Power Dissipation vs. Test Application Time	346
11.5.3	Need for Multi-mode DFT Architecture.....	346
11.5.4	Test Scheduling Considerations.....	348
11.5.4.1	User Power Mode to Test Mode Mapping	348
11.5.4.2	ATPG Requirements	350
11.6	Summary and Conclusions	351
	References.....	352
	Summary	355
	Index	357

Power-Aware Testing and Test Strategies for Low Power
Devices

Girard, P.; Nicolici, N.; Wen, X. (Eds.)

2010, XXI, 363 p., Hardcover

ISBN: 978-1-4419-0927-5