

Contents

Introduction	1
Chao Huang	
Fault Tolerant Nanocomputing	7
Bharat Joshi, Dhiraj K. Pradhan, and Saraju P. Mohanty	
Introduction	7
Principles of Fault Tolerant Nanocomputer Systems	9
Hardware Redundancy	11
N-Modular Redundancy	11
NAND Multiplexing	13
Reconfiguration	15
Information Redundancy	18
Time Redundancy	18
Coverage	19
Process Variations in Nanoscale Circuits	20
Fault Tolerant Nanocomputer Applications	21
General-Purpose Computing	22
Long-Life Applications	22
Critical-Computation Applications	22
High-Availability Applications	23
Maintenance Postponement Applications	23
Trends and Future	23
References	24
Transistor-Level Based Defect-Tolerance for Reliable Nanoelectronics	29
Aiman H. El-Maleh, Bashir M. Al-Hashimi, Aissa Melouki, and Ahmad Al-Yamani	
Introduction	29
Previous Approaches	31
Defect-Tolerant Techniques	31
Defect Avoidance Techniques	33
Defect-Tolerant FPGA Design Techniques	35
Reliability Analysis	37

Proposed Defect Tolerance Technique	37
Experimental Results	42
Stuck-Open and Stuck-Short Defect Analysis	42
Bridging Defect Analysis	45
Conclusion	46
References	47
 Fault-Tolerant Design for Nanowire-Based Programmable	
Logic Arrays	51
Yexin Zheng and Chao Huang	
Introduction	51
Background	52
Nanowire-Based PLA	52
Defect Model	53
Redundancy-Based Defect-Tolerant Techniques	54
Conventional Redundancy-Based Techniques	54
Logic Duplication in PLA	55
Defect-Aware Logic Mapping for Nanowire-Based PLA	56
Defect-Free Subset Identification	57
Defect-Aware Mapping Through Bipartite Graph Embedding	58
SAT-Based Defect-Aware Mapping	60
Experimental Results	64
Conclusions and Perspectives	67
References	67
 Built-In Self-Test and Defect Tolerance for Molecular	
Electronics-Based NanoFabrics	69
Mohammad Tehranipoor	
Introduction	69
NanoFabric Architecture	70
Fault Model	72
Summary of the Proposed Method	73
Related Prior Work	73
BIST Procedure	75
Test Architectures (TAs)	76
Test Procedure	78
Test Configurations	79
Test Configurations for Detecting Faults in NanoBlocks	79
Test Configurations for Detecting Faults in SwitchBlocks	82
Number of Test Configurations	85
Time Analysis for BIST	87
Recovery Analysis	88
Simulation and Results	90

Discussion	95
Conclusion	96
References	96

The Prospect and Challenges of CNFET Based Circuits:

A Physical Insight	99
Bipul C. Paul, Shinobu Fujita, Masaki Okajima, and Thomas Lee	
Introduction	99
Fundamentals of CNFET	101
Compact Model of CNFET	103
Impact of Parasitics on Circuit Performance	107
Geometry Dependent Parasitic Capacitance	108
Analysis of Fringe Capacitance	109
Impact of Process Variation	112
A Physical Insight to CNFET Characteristics Under Process Variation ..	112
CNFET Performance Under Process Variation	113
Summary	119
Appendix I: Polynomial Expression of Q_{CNT}	120
References	121

Computing with Nanowires: A Self Assembled Neuromorphic

Architecture	125
Supriyo Bandyopadhyay, Koray Karahaliloglu, and Sridhar Patibandla	
Introduction	125
Self Assembly of Neuromorphic Networks	126
Electrical Characterization of the Nanowires	127
What Causes the Negative Differential Resistance?	130
Other Electrical Parameters	130
Simulation Results	132
Conclusion	136
References	136

Computational Opportunities and CAD for Nanotechnologies

Michael Nicolaidis and Eleftherios Kolonis	
Introduction	137
A Holistic CAD Platform for Nanotechnologies	139
High-Level Modeling and Simulation Tool (HLMS)	141
Artificial Ecosystems	144
Spontaneous Creation of Artificial Organisms	144
Optimization of Existing Functions	145
Acquisition of New Functions	145
Systems of Particles and Emergence of Relativistic Space-Time	146
Nano-Network Architecture Fit Tool (NAF)	147

Circuit Synthesis Tool (CS)148

Architectures for Complex Systems Implementation149

 Architectures for Systems Comporting Mobile Modules149

 Generic Communication Architectures for Systems
 Comprising Mobile Modules153

Nonconventional Architectures157

 Computational Model of Quantum Systems157

 Implementing Complex Systems Composed of Quantum Objects161

 Quantum Computing162

 CAD for Non-conventional Architectures169

Conclusions170

References171

Index175



<http://www.springer.com/978-90-481-8539-9>

Robust Computing with Nano-scale Devices

Progresses and Challenges

Huang, C. (Ed.)

2010, VIII, 180 p., Hardcover

ISBN: 978-90-481-8539-9