

Contents

Part I Compact Models of MOS Transistors

1	Surface-Potential-Based Compact Model of Bulk MOSFET	3
	Gennady Gildenblat, Weimin Wu, Xin Li, Ronald van Langevelde, Andries J. Scholten, Geert D.J. Smit, and Dirk B.M. Klaassen	
1.1	Introduction	3
1.2	Surface Potential Equation	4
1.3	Symmetric Linearization Method	9
1.4	The Effective Channel Mobility	14
1.5	Velocity Saturation	17
1.6	Lateral Doping Non-uniformity	21
1.7	Punch-Through Effect and Vertical Doping Non-uniformity	23
1.8	The Extrinsic Model	27
1.8.1	Overlap Region Charges	27
1.8.2	Parasitic Resistances	28
1.8.3	Impact Ionization Current	29
1.8.4	Gate Tunneling Current	29
1.8.5	Gate-Induced Drain Leakage Current	32
1.9	Surface-Potential-Based Noise Model	32
1.9.1	Flicker Noise	32
1.9.2	Thermal Noise	34
1.9.3	Other Noise Sources	34
1.10	Conclusions	35
	References	36
2	PSP-SOI: A Surface-Potential-Based Compact Model of SOI MOSFETs	41
	Weimin Wu, Wei Yao, and Gennady Gildenblat	
2.1	Introduction	41
2.2	PD-SOI Floating Body Effect Modeling	43
2.2.1	Impact Ionization	45

2.2.2	Junction Diode	45
2.2.3	Parasitic Bipolar Current	46
2.2.4	Gate-to-Body Tunneling Current	48
2.2.5	Gate-Induced Drain Leakage Current	51
2.3	Self-Heating Effect	51
2.4	Body Contact Model	53
2.5	Noise Modeling	57
2.6	PD-SOI MOSFET Model Verification	58
2.7	Modeling of Dynamically Depleted SOI MOSFETs	60
2.7.1	Surface Potential and Coupling Equations	61
2.7.2	Symmetrically Linearized Charge-Sheet Model for DD-SOI	63
2.8	DD-SOI Model Verification and Discussion	67
2.9	Conclusions	70
	References	70
3	Benchmark Tests for MOSFET Compact Models	75
	Xin Li, Weimin Wu, Gennady Gildenblat, Colin C. McAndrew, and Andries J. Scholten	
3.1	Introduction	75
3.2	Benchmark Tests	77
3.2.1	Weak and Moderate Inversion Regions	77
3.2.2	Capacitances	81
3.2.3	Symmetry and Non-Singularity at Zero Drain-Source Bias	84
3.2.4	Non-Quasi-Static (NQS) and Noise Model Tests	93
3.2.5	Self-Heating Effect Test (SHE)	96
3.3	Conclusion	98
	Appendix 1 Derivation of (3.49) and (3.50)	98
	Appendix 2 Correlation Coefficient Between Gate and Drain Thermal Noise at $V_{ds} = 0$	101
	References	102
4	High-Voltage MOSFET Modeling	105
	E. Seebacher, K. Molnar, W. Posch, B. Senapati, A. Steinmair, and W. Pflanzl	
4.1	Introduction	106
4.2	HV LDMOS Modeling with Sub-Circuits	108
4.2.1	HV MOSFET Sub-Circuit Using a Drain Resistor	110
4.2.2	HV MOSFET Sub-Circuit Using a JFET	110
4.2.3	HV MOSFET Sub-Circuit Using Three JFETs	112
4.2.4	HV MOSFET Sub-Circuit Using JFETs, Resistors and Controlled Sources	113
4.2.5	Symmetrical HV MOSFET Sub-Circuit with Bulk Current Modeling	114
4.3	EKV High-Voltage MOSFET Model	115
4.3.1	EKV-HV DC Model	117
4.3.2	EKV-HV Charge Model	118

4.4	MM20 High-Voltage MOSFET Model	119
4.4.1	MM20 DC Model	120
4.4.2	MM20 Charge Model	122
4.5	HiSIM_HV High-Voltage MOSFET Model	123
4.5.1	HiSIM_HV Model Features	123
4.5.2	Resistance Modeling with HiSIM_HV	124
4.5.3	Capacitance Modeling with HiSIM_HV	126
4.6	Modeling of HV MOSFET Parasitics in HV CMOS Technology . .	127
4.6.1	Substrate Based Devices	128
4.6.2	Isolated Devices	130
4.7	Measurement Requirements for HV MOS Modeling	131
4.7.1	DC Measurements for HV MOS Modeling	131
4.7.2	AC Measurements for HV MOS Modeling	131
4.7.3	Pulsed Measurements for HV MOS Modeling	132
	References	134
5	Physics of Noise Performance of Nanoscale Bulk MOS	
	Transistors	137
	R.P. Jindal	
5.1	Introduction	137
5.2	Preliminary Considerations	138
5.3	Intrinsic Fluctuations	139
5.3.1	Channel Thermal Noise	139
5.3.2	Induced Gate Noise	141
5.3.3	Induced Substrate Noise	143
5.3.4	Equilibrium Noise	143
5.3.5	Bulk Charge Effects	144
5.4	Extrinsic Fluctuations	145
5.4.1	Gate Resistance Noise	145
5.4.2	Substrate Resistance Noise	147
5.4.3	Substrate Current Super-Shot Noise	148
5.4.4	Gate Current Noise	150
5.5	Short-Channel Effects	150
5.5.1	Physical Origin	150
5.5.2	Effect On Channel Noise	151
5.5.3	No Excess Noise School of Thought	152
5.5.4	Shot Noise School Of Thought	153
5.5.5	Hot Carrier School of Thought	154
5.6	$1/f$ Noise	155
5.6.1	Number versus Mobility Fluctuations Debate	156
5.6.2	Current Status	156
5.7	Noise Capabilities of Compact MOS Models	157
5.8	Conclusions	158
	References	159

Part II Compact Models of Bipolar Junction Transistors

6	Introduction to Bipolar Transistor Modeling	167
	Colin C. McAndrew and Marcel Tutt	
6.1	Introduction	167
6.2	Basic Bipolar Transistor Operation and Modeling	168
6.3	Base Current	175
6.4	Gummel Integral Charge Control Relation	177
6.5	SPICE Gummel-Poon Model	181
6.6	Small-Signal Model	184
6.7	Kull-Nagel Model	186
6.8	III-V HBTs: Device Physics and Modeling Challenges	189
6.9	Conclusions	195
	References	196
7	Mextram	199
	R. van der Toorn, J.C.J. Paasschens, W.J. Kloosterman, and H.C. de Graaff	
7.1	Introduction	199
7.1.1	History	199
7.1.2	Lumped-Element Modeling	201
7.1.3	Modeling Time-Dependence, Non-Linearity, Large Signals	202
7.1.4	Temperature Dependence and Heating	203
7.1.5	Noise Model	204
7.1.6	Geometric Scaling and Statistical Modeling	204
7.2	Model Structure and Components	205
7.2.1	Outline	205
7.2.2	Relevance of Model Structure to Modeling Results	207
7.3	Mextram Philosophy	216
7.3.1	Introduction	216
7.3.2	Main Transistor Current Model	216
7.4	Conclusion	226
	References	227
8	The HiCuM Bipolar Transistor Model	231
	Michael Schröter and Bertrand Ardouin	
8.1	Introduction	231
8.2	Model Fundamentals	232
8.2.1	Charges	234
8.2.2	Transfer Current	236
8.2.3	Base Current Components	238
8.2.4	Series Resistances	239
8.2.5	NQS Effects	240
8.2.6	Substrate Effects	240
8.2.7	Temperature Effects	241
8.2.8	Noise	241

8.2.9	Geometry Dependence	242
8.2.10	Statistical and Predictive Modelling	243
8.3	Parameter Extraction	244
8.3.1	Parameter Extraction Methods	246
8.4	Application Examples	258
8.5	Conclusions	260
	References	263

Part III Compact Models of Passive Devices

9	Integrated Resistor Modeling	271
	Colin C. McAndrew	
9.1	Introduction	271
9.2	Semiconductor Resistors	273
9.2.1	Effective Resistor Geometry and Total Resistance	274
9.2.2	Resistor Temperature Dependence	276
9.3	2-Terminal Resistor Models	277
9.4	Physical 3-Terminal Resistor Model	278
9.4.1	Diffused Resistor (JFET) Depletion Effect Model	279
9.4.2	Poly Resistor Depletion Effect Model	282
9.4.3	Unified Depletion Effect Model	284
9.4.4	Velocity Saturation	285
9.4.5	Self-Heating	287
9.4.6	Complete 3-Terminal Resistor and JFET Model	288
9.5	Parasitics, Noise and Statistical Modeling	290
9.6	Parameter Extraction	291
9.7	Details of Model Implementation	293
9.8	Conclusions	295
	References	296
10	The JUNCAP2 Model for Junction Diodes	299
	A.J. Scholten, G.D.J. Smit, R. van Langevelde, and D.B.M. Klaassen	
10.1	Introduction	299
10.2	Model Derivation	300
10.2.1	Capacitance	300
10.2.2	Ideal Current	302
10.2.3	Shockley-Read-Hall Current	302
10.2.4	Trap-Assisted Tunneling Current	305
10.2.5	Band-to-Band Tunneling Current	307
10.2.6	Avalanche Breakdown Current	308
10.2.7	Noise	309
10.2.8	Geometrical Scaling	309
10.3	Parameter Extraction	310
10.3.1	Test Structures	310
10.3.2	Extraction of CV Parameters	311
10.3.3	Extraction of IV Parameters	311

10.4	Model Verification	313
10.4.1	Capacitances	313
10.4.2	Currents	313
10.5	JUNCAP2 Express	313
10.6	Model Implementation and Availability	318
10.7	Conclusion	318
Appendix 1	Built-in Voltage	318
Appendix 2	Evaluation of W_{SRH}	320
Appendix 3	Evaluation of W_{Γ}	320
Appendix 4	Evaluation of Γ_{max}	321
Appendix 5	Approximation of the erfc-Function	322
Appendix 6	JUNCAP2 Express	323
	References	325
11	Surface-Potential-Based MOS Varactor Model	327
	Zeqin Zhu, Gennady Gildenblat, James Victory, and Colin C. McAndrew	
11.1	Introduction	327
11.2	Device Technology	328
11.3	Intrinsic Device Model	330
11.4	Inversion Layer Inertia	332
11.4.1	Relaxation Time Approximation	332
11.4.2	Analytical Solution for the Small-Signal Case	333
11.5	The Effects of Finite Polysilicon Doping and Quantum Mechanical Corrections	335
11.6	Gate Tunneling Current	338
11.7	Parasitic Elements	341
11.7.1	Parasitic Capacitance C_{fr}	341
11.7.2	Gate Tunnel Current in the Overlap Region	343
11.7.3	Parasitic Resistances	345
11.8	Silicon Data Validation of RF Model	347
11.9	Circuit Applications Examples	347
11.10	Conclusions	352
	References	353
12	Modeling of On-chip RF Passive Components	357
	Zhiping Yu	
12.1	Introduction	357
12.2	Circuit Requirement and Applications for On-chip RF Passive Components	358
12.3	R and C Realization in RF CMOS	358
12.3.1	IC Resistors	358
12.3.2	Capacitors in IC Process	360
12.4	Inductors and Transformers	361
12.4.1	Non-planar Inductors: Solenoid	361
12.4.2	Spiral Inductors from Current Sheet	362

12.4.3	CMOS Spiral Inductors	364
12.4.4	Planar Transformers	367
12.4.5	Monolithic Spiral Transformers: Structures	368
12.5	Modeling of Spiral Inductors and Transformers	369
12.5.1	Characterization of Spiral Inductors	369
12.5.2	1- π Model for Spiral Inductors	370
12.5.3	2- π Model for Spiral Inductors	373
12.5.4	Improved 1- π Models for Spiral Inductors	375
12.5.5	Models for Transformers and Baluns	380
12.5.6	Parameter Extraction for Transformer Model	386
12.6	Summary	388
	References	390

Part IV Modeling of Multiple Gate MOSFETs

13	Multi-Gate MOSFET Compact Model BSIM-MG	395
	Darsen Lu, Chung-Hsun Lin, Ali Niknejad, and Chenming Hu	
13.1	Introduction	395
13.1.1	Various Flavors of Multi-gate MOSFET	397
13.1.2	BSIM-IMG and BSIM-CMG	399
13.2	Core Model for the Independent Double-gate MOSFET	399
13.2.1	Basic Modeling Framework	399
13.2.2	Surface Potential Calculation	400
13.2.3	Drain Current Model	404
13.2.4	Capacitance Model	407
13.3	Core Model for the Common Multi-gate MOSFET	409
13.3.1	Basic Modeling Framework	410
13.3.2	Surface Potential Calculation	411
13.3.3	Drain Current Model	413
13.3.4	Capacitance Model	414
13.4	Real Device Effects	415
13.4.1	Quantum Mechanical Effects	415
13.4.2	Short-Channel Effects	417
13.4.3	Effective Width Model	419
13.4.4	Bulk and SOI Substrate Models	419
13.4.5	Other Real Device Effect Models	420
13.5	Experimental Verification	421
13.6	Computational Efficiency	421
13.7	Simulation Examples	424
13.7.1	V_{th} Tuning Simulation for Independent Double-gate MOSFETs	424
13.7.2	FinFET SRAM Technology and Simulation Examples	424
13.7.3	Statistical Simulation of FinFET SRAM Cells	425
	References	426

14 Compact Modeling of Double-Gate and Nanowire MOSFETs 431
Yuan Taur
14.1 Introduction 431
14.2 Analytic Potential Models for Double-Gate and Nanowire MOSFETs 432
14.2.1 Analytic Solutions to Double-Gate MOSFETs 432
14.2.2 Analytic Solutions to Nanowire MOSFETs 437
14.2.3 Explicit, Continuous Solutions to the Implicit Equations . 438
14.3 Short-Channel Models 440
14.3.1 Short-Channel Model for Double-Gate MOSFETs 440
14.3.2 Short-Channel Model for Nanowire MOSFETs 444
14.4 Charge and Capacitance Models 445
14.5 Discussion of Surface-Potential Based Current Expression 446
14.6 Conclusion 447
References 448

Part V Statistical Modeling

15 Modeling of MOS Matching 453
Marcel Pelgrom, Hans Tuinhout, and Maarten Vertregt
15.1 Introduction 453
15.2 Variability: An Overview 454
15.3 Deterministic Offsets 456
15.3.1 Offset Caused by Electrical Differences 456
15.3.2 Offset Caused by Lithography 457
15.3.3 Proximity Effects 458
15.3.4 Temperature Gradients 460
15.3.5 Offset Caused by Stress 461
15.3.6 Offset Mitigation 464
15.4 Random Matching 466
15.4.1 Random Fluctuations in Devices 466
15.4.2 MOS Threshold Mismatch 469
15.4.3 Current Factor Mismatch 472
15.4.4 Current Mismatch in Strong and Weak Inversion 472
15.4.5 Mismatch for Various Processes 474
15.4.6 Application to Other Components 476
15.4.7 Modeling Remarks 477
15.5 Measuring Offset and Mismatch 477
15.5.1 Matched Pair Test Structures 478
15.5.2 Mismatch Measurement Precision Considerations 479
15.5.3 Statistics for Mismatch Characterizations 480
15.6 Consequences for Design 482
15.6.1 Analog Design 482
15.6.2 Digital Design 484

15.7 Conclusion	485
Appendix: Derivation of Spatial Behavior	485
References	488
16 Statistical Modeling Using Backward Propagation of Variance (BPV)	491
Colin C. McAndrew	
16.1 Introduction	491
16.2 Sources of Statistical Variability	492
16.3 Statistical Modeling Basis	495
16.4 Statistical Modeling Requires Engineering Judgment	498
16.5 Modeling Parameter Correlations Using Uncorrelated Parameters	499
16.6 Theoretical Formulation of BPV	502
16.7 BPV Requirements	505
16.8 BPV Application Examples	506
16.9 Corner Models	513
16.10 Why Modeling Correlations is Important	518
16.11 Conclusions	519
References	519
Index	521

Compact Modeling

Principles, Techniques and Applications

Gildenblat, G. (Ed.)

2010, XVII, 527 p., Hardcover

ISBN: 978-90-481-8613-6