

Contents

Foreword	v
Preface	vii
List of Figures	xiii
List of Tables	xvii
1 Introduction	1
1.1 Background	1
1.1.1 Microprocessors	2
1.1.2 Application-specific instruction-set processor (ASIPs)	3
1.1.3 Application Specific Integrated Circuits (ASICs)	3
1.1.4 Structured-ASICs	4
1.2 Motivation and contribution	4
1.2.1 Exploration environment for heterogeneous FPGA Architectures	5
1.2.2 Automatic FPGA layout generation	5
1.2.3 ASIF: Application Specific Inflexible FPGA	6
1.2.4 Automatic ASIF hardware generation	6
1.3 Field of Applications	7
1.4 Book Organization	7
2 State of the art	9
2.1 Introduction to FPGAs	9
2.1.1 Configurable Logic Block	10
2.1.2 Routing Network	12
2.1.3 Software Flow	13
2.2 Research trends in FPGAs	17
2.2.1 Versatile Packing, Placement and Routing, VPR	19
2.2.2 Madeo, a framework for exploring reconfigurable architectures	20
2.2.3 Altera Architecture	21

2.2.4	Altera HardCopy	21
2.2.5	Configurable ASIC Cores (cASIC)	24
2.2.6	FPGA based processors	24
2.2.7	A Reconfigurable Arithmetic Array for Multimedia Applications, CHESS	26
2.2.8	Reconfigurable Pipelined Data paths, Rapid	26
2.2.9	Time-Multiplexed Signals	27
2.2.10	Time-Multiplexed FPGA	28
2.3	Conclusion	29
3	Heterogeneous FPGA Exploration Environment	31
3.1	Introduction and Previous Work	31
3.2	Architecture Exploration Environment	32
3.3	Architecture Description Mechanism	34
3.4	Software Flow	36
3.4.1	Parsers	38
3.4.2	Placer	40
3.4.3	Router	45
3.5	Floor-planning Techniques	45
3.6	Area Model	48
3.7	Experimentation and Analysis	48
3.7.1	Experimental Methodology using Common Architecture	48
3.7.2	Benchmark Circuits for Common Architecture	49
3.7.3	Results and Analysis for Common Architecture	51
3.7.4	Experimental Methodology using Individual Architectures	56
3.7.5	Benchmark Circuits for Individual Architectures	56
3.7.6	Results and Analysis for Individual Architectures	56
3.8	Conclusion	60
4	FPGA Layout Generation	61
4.1	Introduction and Previous work	61
4.2	FPGA Generation	62
4.2.1	Open-source VLSI tools	63
4.2.2	Tile based approach	64
4.2.3	Netlist generation	65
4.2.4	Tile Layout	66
4.2.5	Power routing	66

4.2.6	Clock generation	66
4.2.7	Pin generation	68
4.2.8	Automatic placement and routing	68
4.3	Architecture Features	69
4.4	Validation	71
4.4.1	Software flow	71
4.4.2	Bitstream configuration mechanism	71
4.4.3	Simulation	72
4.4.4	Netlist layout comparison	73
4.4.5	Electric Simulation	73
4.5	Tapeout	74
4.6	Conclusion and Future Work	74
5	ASIF: Application Specific Inflexible FPGA	77
5.1	Introduction and Previous Work	77
5.2	Reference FPGA architecture	79
5.3	ASIF Generation Techniques	80
5.3.1	ASIF-1 (No wire sharing)	82
5.3.2	ASIF-2 (Wire sharing)	82
5.3.3	ASIF-3 (Efficient wire sharing)	82
5.3.4	ASIF-4 (Efficient placement)	85
5.4	ASIF Exploration Environment	87
5.5	Area Model	88
5.6	Experimentation and Analysis	90
5.6.1	MCNC benchmark circuits	90
5.6.2	Results and Analysis	90
5.6.3	Effect of LUT size on ASIF	95
5.7	Quality Analysis	95
5.8	Conclusion	100
6	ASIF using Heterogeneous Logic Blocks	103
6.1	ASIF Generation Technique	104
6.2	Experimentation and Analysis	105
6.2.1	Opencores benchmark circuits	105
6.2.2	Results and Analysis	105
6.3	Mapping application circuits on ASIF	112

6.3.1	Introduction	112
6.3.2	Algorithm	112
6.3.3	Results and Analysis	116
6.4	Conclusion and Future Work	117
7	ASIF Hardware Generation	119
7.1	Introduction and Previous Work	119
7.2	ASIF Generation	122
7.2.1	ASIF Generation Flow	122
7.2.2	Example Architecture	122
7.2.3	ASIF Configuration Mechanism	124
7.2.4	ASIF VHDL Generation	126
7.2.5	Loader VHDL Generation	128
7.2.6	Netlist Bitstream Generation	129
7.2.7	Stimuli Generation	130
7.3	Validation	131
7.4	ASIF Layout Generation	132
7.5	Experiments and Analysis	133
7.5.1	Opencores circuits	133
7.5.2	Results and Analysis	133
7.6	Conclusion and Future Work	135
8	Conclusion and Future Lines of Research	139
8.1	Summary of contributions	139
8.1.1	Heterogeneous architecture exploration environment	139
8.1.2	Tile-based layout generator for FPGAs	140
8.1.3	ASIF : Application Specific Inflexible FPGA	140
8.1.4	ASIF Hardware Generation	141
8.2	Future work	142
	Bibliography	145

Application-Specific Mesh-based Heterogeneous FPGA
Architectures

Parvez, H.; Mehrez, H.

2011, XVII, 150 p., Hardcover

ISBN: 978-1-4419-7927-8