

# Contents

<b>1</b>	<b>An Introduction to Repair Techniques</b>	<b>1</b>
1.1	Introduction	1
1.2	Hard and Soft Errors and Repair Techniques	1
1.2.1	Hard and Soft Errors	2
1.2.2	Redundancy	3
1.2.3	ECC	5
1.2.4	Combination of Redundancy and ECC	8
1.2.5	Others	8
1.3	Margin Errors and Repair Techniques	9
1.3.1	Device and Process Variations	11
1.3.2	Timing and Voltage Margin Errors	11
1.3.3	Reductions of Margin Errors	14
1.4	Speed-Relevant Errors and Repair Techniques	15
	References	16
<b>2</b>	<b>Redundancy</b>	<b>19</b>
2.1	Introduction	19
2.2	Models of Fault Distribution	20
2.2.1	Poisson Distribution Model	20
2.2.2	Negative-Binomial Distribution Model	22
2.3	Yield Improvement Through Redundancy	25
2.4	Replacement Schemes	29
2.4.1	Principle of Replacement	29
2.4.2	Circuit Implementations	30
2.5	Intrasubarray Replacement	36
2.5.1	Simultaneous and Individual Replacement	39
2.5.2	Flexible Replacement	42
2.5.3	Variations of Intrasubarray Replacement	49
2.6	Intersubarray Replacement	52
2.7	Subarray Replacement	54

2.8	Devices for Storing Addresses . . . . .	56
2.8.1	Fuses . . . . .	56
2.8.2	Antifuses. . . . .	58
2.8.3	Nonvolatile Memory Cells . . . . .	60
2.9	Testing for Redundancy . . . . .	61
	References . . . . .	64
<b>3</b>	<b>Error Checking and Correction (ECC) . . . . .</b>	<b>69</b>
3.1	Introduction . . . . .	69
3.2	Linear Algebra and Linear Codes. . . . .	70
3.2.1	Coding Procedure . . . . .	70
3.2.2	Decoding Procedure . . . . .	72
3.3	Galois Field . . . . .	75
3.4	Error-Correcting Codes . . . . .	77
3.4.1	Minimum Distance . . . . .	78
3.4.2	Number of Check Bits. . . . .	79
3.4.3	Single Parity Check Code . . . . .	82
3.4.4	Hamming Code. . . . .	82
3.4.5	Extended Hamming Code and Hsiao Code . . . . .	84
3.4.6	Bidirectional Parity Code . . . . .	85
3.4.7	Cyclic Code . . . . .	86
3.4.8	Nonbinary Code . . . . .	89
3.5	Coding and Decoding Circuits . . . . .	92
3.5.1	Coding and Decoding Circuits for Hamming Code . . . . .	92
3.5.2	Coding and Decoding Circuits for Cyclic Hamming Code. . . . .	97
3.5.3	Coding and Decoding Circuits for Nonbinary Code. . . . .	102
3.6	Theoretical Reduction in Soft-Error and Hard-Error Rates . . . . .	105
3.6.1	Reduction in Soft-Error Rate. . . . .	105
3.6.2	Reduction in Hard-Error Rate . . . . .	108
3.7	Application of ECC . . . . .	111
3.7.1	Application to Random-Access Memories. . . . .	112
3.7.2	Application to Serial-Access Memories. . . . .	126
3.7.3	Application to Multilevel-Storage Memories . . . . .	130
3.7.4	Application to Other Memories . . . . .	133
3.8	Testing for ECC. . . . .	135
	References . . . . .	136
<b>4</b>	<b>Combination of Redundancy and Error Correction . . . . .</b>	<b>139</b>
4.1	Introduction . . . . .	139
4.2	Repair of Bit Faults Using Synergistic Effect. . . . .	139
4.2.1	Principle of Synergistic Effect. . . . .	139
4.2.2	Yield Estimation . . . . .	144
4.3	Application of Synergistic Effect . . . . .	149
4.3.1	Threshold-Voltage Variations . . . . .	149
4.3.2	Estimated Effect . . . . .	151
	References . . . . .	155

<b>5</b>	<b>Reduction Techniques for Margin Errors of Nanoscale Memories ..</b>	<b>157</b>
5.1	Introduction .....	157
5.2	Definition of $V_{\min}$ .....	159
5.3	Reduction of $V_{\min}$ for Wider Margins .....	160
5.3.1	General Features of $V_{\min}$ .....	160
5.3.2	Comparison of $V_{\min}$ for Logic Block, SRAMs, and DRAMs ...	165
5.4	Advanced MOSFETs for Wider Margins .....	165
5.4.1	Planar FD-SOI MOSFETs .....	167
5.4.2	FinFETs .....	169
5.5	Logic Circuits for Wider Margins .....	173
5.5.1	Gate-Source Offset Driving .....	174
5.5.2	Gate-Source Differential Driving .....	178
5.5.3	Combined Driving .....	180
5.5.4	Instantaneous Activation of Low- $V_{t0}$ MOSFETs .....	181
5.5.5	Gate Boosting of High- $V_{t0}$ MOSFETs .....	181
5.6	SRAMs for Wider Margins .....	182
5.6.1	Ratio Operations of the 6-T Cell .....	182
5.6.2	Shortening of Datalines and Up-Sizing of the 6-T Cell .....	183
5.6.3	Power Managements of the 6-T Cell .....	185
5.6.4	The 8-T Cell .....	187
5.7	DRAMs for Wider Margins .....	188
5.7.1	Sensing Schemes .....	188
5.7.2	$V_{\min}(\text{SA})$ of Sense Amplifier .....	189
5.7.3	$V_{\min}(\text{Cell})$ of Cell .....	190
5.7.4	Comparison Between $V_{\min}(\text{SA})$ and $V_{\min}(\text{Cell})$ .....	190
5.7.5	Low- $V_{t0}$ Sense Amplifier .....	191
5.7.6	FD-SOI Cells .....	192
5.8	Subsystems for Wider Margins .....	194
5.8.1	Improvement of Power Supply Integrity .....	194
5.8.2	Reduction in $V_{t0}$ at Subsystem Level .....	195
5.8.3	Low- $V_{t0}$ Power Switches .....	196
	References .....	198
<b>6</b>	<b>Reduction Techniques for Speed-Relevant Errors of Nanoscale Memories .....</b>	<b>203</b>
6.1	Introduction .....	203
6.2	Reduction Techniques for Speed-Degradation Errors .....	204
6.3	Reduction Techniques for Interdie Speed-Variation Errors .....	205
6.3.1	On-Chip $V_{\text{BB}}$ Compensation .....	207
6.3.2	On-Chip $V_{\text{DD}}$ Compensation and Others .....	211
	References .....	212
	<b>Index .....</b>	<b>213</b>



<http://www.springer.com/978-1-4419-7957-5>

Nanoscale Memory Repair  
Horiguchi, M.; Itoh, K.  
2011, X, 218 p., Hardcover  
ISBN: 978-1-4419-7957-5