

# Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Introduction</b>   | <b>1</b>  |
| 1.1      | Motivation  | 1         |
| 1.2      | Technological Scenario  | 4         |
| 1.3      | Thesis Outline  | 6         |
| <b>2</b> | <b>The Design Space Exploration: Simplified Case</b>                        | <b>9</b>  |
| 2.1      | Main Concepts and Design Procedure  | 9         |
| 2.2      | Simplified Approach for a Buck Converter                                    | 15        |
| 2.2.1    | Continuous and Discontinuous Conduction Modes                               | 15        |
| 2.2.2    | Converter Components Simplified Models                                      | 16        |
| 2.2.3    | Output Voltage Ripple   | 28        |
| 2.2.4    | Design Space Exploration Results  | 33        |
| <b>3</b> | <b>Contributions on Converter Integrated Components and Detailed Models</b> | <b>47</b> |
| 3.1      | Bonding Wire Inductor Model   | 47        |
| 3.1.1    | State of the Art  | 47        |
| 3.1.2    | Proposed Integrated Inductor Implementation                                 | 49        |
| 3.2      | MOS Capacitor Model   | 61        |
| 3.2.1    | State of the Art  | 61        |
| 3.2.2    | Proposed MOS Capacitor Design Procedure                                     | 63        |
| 3.2.3    | Comparison with Poly-Poly and Metal-Metal Capacitors                        | 80        |
| 3.3      | Tapered Buffer Model  | 82        |
| 3.3.1    | State of the Art  | 82        |
| 3.3.2    | Proposed Energy Consumption Model   | 83        |
| 3.3.3    | Proposed Fall-Rise Time Model   | 87        |
| 3.3.4    | Optimized Design of Tapered Buffer Driving a Power MOSFET                   | 89        |
| 3.3.5    | Propagation Delay $t_d$ Constraint in the Driver Design                     | 93        |
| 3.3.6    | Area Occupancy Considerations   | 95        |
| 3.4      | Power MOSFET Losses Model   | 96        |
| 3.4.1    | State of the Art  | 96        |

|          |   |            |
|----------|---|------------|
| 3.4.2    | Switching Losses Evaluation .....   | 98         |
| 3.4.3    | Conduction Losses Evaluation .....  | 113        |
| 3.4.4    | Area Occupancy Considerations .....   | 115        |
| 3.4.5    | Power MOSFETs and Drivers Codesign Procedure .....                                  | 115        |
| <b>4</b> | <b>Buck Converter Design Space Exploration with Detailed Component Models .....</b> | <b>121</b> |
| <b>5</b> | <b>3-Level Buck Converter Analysis and Specific Components Models ..</b>            | <b>133</b> |
| 5.1      | Motivation .....  | 133        |
| 5.2      | Ideal Analysis .....  | 136        |
| 5.2.1    | Basic Operation .....   | 137        |
| 5.2.2    | 3-Level Buck Converter Analytical Expressions .....                                 | 139        |
| 5.2.3    | 3-Level and Classical Buck Converters Comparison .....                              | 155        |
| 5.3      | Self-Driving Scheme .....   | 160        |
| 5.4      | Specific Components Models and Implementation .....                                 | 164        |
| 5.4.1    | $C_x$ Capacitor Implementation .....  | 164        |
| 5.4.2    | Power MOSFET Energy Losses Evaluation .....   | 165        |
| <b>6</b> | <b>3-Level Buck Converter Design Space Exploration Results .....</b>                | <b>171</b> |
| 6.1      | Design Space Exploration Results for the $I_o = 100$ mA Case .....                  | 171        |
| 6.2      | Design Space Exploration Results for a $I_o$ Wide Range .....                       | 184        |
| 6.3      | The Selected Design to be Implemented .....   | 190        |
| <b>7</b> | <b>3-Level Buck Converter Microelectronic Implementation .....</b>                  | <b>197</b> |
| 7.1      | Secondary Control Loop .....  | 197        |
| 7.1.1    | Variable Duty-Cycle Generation of the Switching Signal ..                           | 201        |
| 7.1.2    | $P_1$ , $P_2$ and $s$ Signals Generation .....                                      | 202        |
| 7.1.3    | $dnN_1$ and $dnN_2$ Signals Generation .....  | 204        |
| 7.1.4    | $i_L = 0$ Condition Feedback Loop .....   | 214        |
| 7.1.5    | Dead-Time ( $t_{BD}$ ) Adjustment Feedback Loop .....                               | 224        |
| 7.1.6    | Inductor Short-Circuit .....  | 234        |
| 7.1.7    | Overall Layout Design of the Secondary Control Loop ...                             | 237        |
| 7.2      | Power Plant Implementation .....  | 238        |
| 7.2.1    | $C_o$ Capacitor .....   | 239        |
| 7.2.2    | $C_x$ Capacitor .....   | 239        |
| 7.2.3    | Inductor .....  | 240        |
| 7.2.4    | Power Drivers Layout .....  | 240        |
| 7.2.5    | Power Transistors Layout .....  | 244        |
| 7.2.6    | Overall Layout Design of the Power Plant .....                                      | 246        |
| 7.3      | Complete Converter Design and Results .....   | 247        |

|          |  |     |
|----------|--|-----|
| <b>8</b> | <b>Conclusions and Future Research Lines</b>   | 257 |
| 8.1      | Conclusions  | 257 |
| 8.2      | Future Research Lines  | 265 |
| <b>A</b> | <b>Equilateral Triangular Spiral Inductor Detailed Calculations</b>  | 269 |
| A.1      | Self-Inductance of a Triangular-Shaped Single Inductor   | 269 |
| A.1.1    | Application of the <i>Biot-Savart</i> Theorem to Calculate the Magnetic Flux Density                                 | 269 |
| A.1.2    | Magnetic Flux Density Integration Throughout Half of the Triangle Area   | 270 |
| A.1.3    | Self-Inductance Obtention  | 272 |
| A.2      | Self-Inductance of the Whole Triangular Shaped Spiral  | 273 |
| <b>B</b> | <b>On Power Losses Related to the Capacitor Charging Process from a Constant Voltage Source</b>                      | 277 |
| <b>C</b> | <b>Proportional Switching Frequency Modulation Towards Power Efficiency Optimization for DCM Operated Converters</b> | 281 |
| C.1      | Switching Frequency Modulation for a Buck Converter  | 281 |
| C.2      | Extension to the 3-Level Converter Case  | 283 |
| C.3      | Output Voltage Hysteretic Control as an Approach to the Linear Modulation of the Switching Frequency                 | 284 |
| C.3.1    | Application to an Ideal Classical Buck Converter   | 284 |
| C.3.2    | Effect of the Output Capacitor ESR Upon the Switching Frequency Modulation   | 286 |
| C.3.3    | Optimum Switching Frequency Modulation vs. Output Voltage Hysteretic Control   | 287 |
| C.3.4    | Energy Efficiency Comparison Between Hysteretic Control and Optimized Linear Laws                                    | 289 |
| C.3.5    | Output Voltage Ripple Produced by the Hysteretic Control Application   | 290 |
| C.3.6    | Effect of the Feedback Loop Delay Upon the Switching Frequency Modulation  | 294 |
|          | <b>References</b>  | 297 |
|          | <b>Index</b>   | 305 |

CMOS Integrated Switching Power Converters

A Structured Design Approach

Villar Piqué, G.; Alarcón, E.

2011, XL, 313 p., Hardcover

ISBN: 978-1-4419-8842-3