

# Contents

<b>1</b>	<b>Introduction to VLSI RTL Designs</b>	<b>1</b>
1.1	A Brief Background	1
1.2	Hardware Description Languages (HDL)	2
1.3	RTL Designs	4
1.4	Design Goals and Constraints	5
1.5	RTL Based Chip Design Flow	6
1.6	Design Challenges	7
1.6.1	Simulation Friendly RTL	8
1.6.2	Timing-Analysis Friendly RTL	9
1.6.3	Clock-Domain-Crossing (CDC) Friendly RTL	13
1.6.4	Power Friendly RTL	14
1.6.5	DFT Friendly RTL	16
1.6.6	Timing-Exceptions Friendly RTL	17
1.6.7	Congestion Conscious RTL	19
1.7	Summary	20
<b>2</b>	<b>Ensuring RTL Intent</b>	<b>21</b>
2.1	Need for Unambiguous Simulation	21
2.2	Simulation Race	22
2.2.1	Read-Write Race	22
2.2.2	Write-Write Race	24
2.2.3	Always-Initial Race	26
2.2.4	Race Due to Inter-leaving of Assign with Procedural Block	27
2.2.5	Avoiding Simulation Race	28
2.3	Feedthroughs	28
2.3.1	Feedthroughs Because of Races	29
2.3.2	Feedthroughs Without Simulation Race	30
2.3.3	VHDL Feedthroughs	30
2.4	Simulation-Synthesis Mismatch	32
2.5	Latch Inference	34
2.6	Synchronous Reset	36
2.7	Limitations of Simulation	40

<b>3</b>	<b>Timing Analysis</b>	43
3.1	Scope of STA	43
3.1.1	Simulation Limitations in the Context of Timing	44
3.1.2	Exhaustiveness of STA	45
3.2	Timing Parameters for Digital Logic	45
3.2.1	Delay Parameters	45
3.2.2	Slew Parameters for Digital Logic	47
3.2.3	Delay and Slew Measurement	48
3.3	Factors Affecting Delay and Slew	49
3.3.1	Discrete Factors	49
3.3.2	Continuous Factors	53
3.4	Sequential Arcs	58
3.4.1	Pulse Width	58
3.4.2	Setup	59
3.4.3	Hold	59
3.4.4	Recovery	60
3.4.5	Removal	60
3.5	Understanding Setup and Hold	60
3.5.1	Understanding Setup	61
3.5.2	Understanding Hold	62
3.6	Negative Timing Check	62
3.7	Basic Analysis	63
3.8	Uncertainty	66
3.9	STA Contrasted with Simulation	67
3.9.1	Setup Violation in STA, No Violation in Simulation	68
3.9.2	Setup Violation in STA, Hold Violation in Simulation	68
3.9.3	Hold Violation in STA, Setup Violation in Simulation	68
3.10	Accurate Timing Simulation	69
3.11	Limitations of Static Timing Analysis	70
3.12	SSTA	71
3.13	Conclusion	71
<b>4</b>	<b>Clock Domain Crossing (CDC)</b>	73
4.1	Clock Domain	73
4.2	Metastability Due to CDC	74
4.2.1	Understanding Metastability	74
4.2.2	Problems Due to Metastability	75
4.3	Synchronizer	76
4.3.1	Double Flop Synchronizer	76
4.3.2	Mean Time Between Failures (MTBF)	77
4.3.3	Meta Hardened Flops	78
4.4	Bus Synchronization	78
4.4.1	Challenge with Bus Synchronization	78
4.4.2	Grey Encoding	79
4.4.3	Enable Synchronization Method	79
4.4.4	Cost of Enable Synchronization	80

4.5	Data Loss . . . . .	81
4.5.1	Slow to Fast Crossing . . . . .	81
4.5.2	Fast to Slow Crossing . . . . .	82
4.6	Preventing Data Loss Through FIFO . . . . .	83
4.6.1	FIFO Basics . . . . .	83
4.6.2	Full and Empty Generation . . . . .	84
4.6.3	FIFO Limitations . . . . .	85
4.7	Other Reliability Concerns . . . . .	85
4.8	Catching CDC . . . . .	87
4.8.1	Using STA . . . . .	87
4.8.2	Using Simulation . . . . .	87
4.8.3	Using Rule Checkers . . . . .	88
4.9	Domain Revisited . . . . .	88
<b>5</b>	<b>Power . . . . .</b>	<b>91</b>
5.1	Importance of Low Power . . . . .	91
5.1.1	Increasing Device Density . . . . .	91
5.1.2	Increasing Speed . . . . .	91
5.1.3	Battery Life . . . . .	92
5.1.4	Green Concerns . . . . .	92
5.1.5	User Experience . . . . .	92
5.2	Causes of Power Dissipation . . . . .	92
5.3	Factors Affecting Power . . . . .	95
5.3.1	Switching Activity . . . . .	95
5.3.2	Capacitive Load . . . . .	95
5.3.3	Supply Voltage . . . . .	95
5.3.4	Transition Rate . . . . .	96
5.3.5	Device Characteristics . . . . .	96
5.3.6	Device State . . . . .	96
5.4	Switching Activity . . . . .	96
5.4.1	Shifter Instead of Multipliers . . . . .	97
5.4.2	Operand Isolation . . . . .	97
5.4.3	Avoid Comparison . . . . .	98
5.4.4	Clock Gating . . . . .	99
5.5	Supply Voltage . . . . .	106
5.5.1	Simulation Limitation . . . . .	107
5.5.2	Implication on Synthesis . . . . .	108
5.5.3	Implication on Backend . . . . .	108
5.6	Selective Shut Down . . . . .	109
5.6.1	Need for Isolation . . . . .	110
5.6.2	Generation of Power-Enable . . . . .	111
5.6.3	Power Sequencing . . . . .	112
5.7	Load Capacitance . . . . .	112
5.8	Input Transition . . . . .	112
5.9	Device Characteristics . . . . .	113

5.10	Power Estimation . . . . .	113
5.10.1	Internal Power Estimation . . . . .	116
5.10.2	Switching Power Estimation . . . . .	117
5.10.3	Leakage Power Estimation . . . . .	117
5.10.4	Power Estimation at Non-gate Level . . . . .	117
5.11	Probabilistic Estimation . . . . .	118
5.11.1	Spatial Correlation . . . . .	119
5.11.2	Temporal Correlation . . . . .	121
5.12	Simulation Plus Probabilistic . . . . .	121
5.13	CPF/UPF . . . . .	123
<b>6</b>	<b>Design for Test (DFT)</b> . . . . .	<b>125</b>
6.1	Introduction . . . . .	125
6.1.1	Manufacturing Defect – Vis-a-Vis – Design Defect . . . . .	125
6.1.2	Stuck-At Fault Models . . . . .	126
6.1.3	Cost Considerations . . . . .	126
6.2	Controllability and Observability . . . . .	126
6.2.1	Controllability and Observability Conflict . . . . .	127
6.3	Scan Chains . . . . .	128
6.3.1	Need for Simultaneous Control . . . . .	128
6.3.2	Complexity Due to Signal Relationship . . . . .	129
6.3.3	Need for Many Control and Observe Points . . . . .	130
6.3.4	Using Scan Chain for Controllability and Observability . . . . .	130
6.4	Mechanics of Scan Chain . . . . .	131
6.4.1	Scan Flop . . . . .	131
6.4.2	Replacing Flops with Scan Versions . . . . .	132
6.4.3	Timing Impact of Scan Flops . . . . .	132
6.4.4	Area Impact of Scan Flops . . . . .	133
6.4.5	Stitching the Chain . . . . .	133
6.5	Shift and Capture . . . . .	133
6.5.1	ShiftIn . . . . .	134
6.5.2	Capture . . . . .	134
6.5.3	ShiftOut . . . . .	135
6.5.4	Overlapping ShiftIn and ShiftOut . . . . .	135
6.5.5	Chain Length . . . . .	136
6.6	Pseudo Random Flop Outputs . . . . .	136
6.6.1	Tristate Controls . . . . .	137
6.6.2	Uncontrollable Flops . . . . .	137
6.7	Shadow Registers . . . . .	138
6.7.1	Observability . . . . .	138
6.7.2	Scan Wrap . . . . .	139
6.8	Memory Testing . . . . .	140
6.9	Latch Based Designs . . . . .	140
6.10	Combinational Loops . . . . .	142
6.11	Power Impact . . . . .	143

6.12	Transitions Fault Model . . . . .	144
6.13	Conclusion . . . . .	144
<b>7</b>	<b>Timing Exceptions . . . . .</b>	<b>147</b>
7.1	False Paths . . . . .	147
7.1.1	False Paths Due to Specific Protocol . . . . .	148
7.1.2	False Paths Due to Paths Being Unsensitizable . . . . .	148
7.1.3	False Paths Due to CDC . . . . .	150
7.1.4	False Paths Due to Multi Mode . . . . .	151
7.1.5	False Paths Due to Pin Muxing . . . . .	152
7.1.6	False Paths Due to Exclusive Clocks . . . . .	154
7.1.7	False Paths Due to Asynchronous Control Signals . . . . .	155
7.1.8	False Paths Due to Quasi Static Signals . . . . .	156
7.1.9	set_false_path -vs- set_clock_groups . . . . .	156
7.2	Disable Timing . . . . .	157
7.3	Multi Cycle Paths . . . . .	158
7.3.1	Slow to Fast Clock Transfer of Data . . . . .	158
7.3.2	Fast to Slow Clock Transfer of Data . . . . .	161
7.3.3	Protocol Based Data Transfer . . . . .	163
7.3.4	Multicycle Paths for False Paths . . . . .	164
7.3.5	Multicycle Paths for Deep Logic . . . . .	164
7.4	Conclusion . . . . .	165
<b>8</b>	<b>Congestion . . . . .</b>	<b>167</b>
8.1	Impact of Congestion . . . . .	167
8.2	Physical Design Basics . . . . .	168
8.3	RTL Characteristics . . . . .	168
8.3.1	High Utilization . . . . .	169
8.3.2	Large Macros . . . . .	170
8.3.3	Interaction with Many Blocks . . . . .	171
8.3.4	Too Many Critical Paths . . . . .	172
8.4	Feedthrough . . . . .	173
8.5	Conclusion . . . . .	174
	<b>Appendix A Interleaving of Processes . . . . .</b>	<b>175</b>
	<b>Index . . . . .</b>	<b>177</b>



<http://www.springer.com/978-1-4419-9295-6>

Principles of VLSI RTL Design

A Practical Guide

Churiwala, S.; Garg, S.

2011, XV, 182 p., Hardcover

ISBN: 978-1-4419-9295-6