Contents

1 Introduction 1
1.1 Motivation 1
1.2 Background 1
1.3 Goals of this Work 7
1.4 Organization 7
References 8

2 VCO-Based Quantizer 9
2.1 VCO Operation 9
2.2 FDC VCO-Based Quantizer 11
2.2.1 Linear Modeling and Analysis 13
2.2.2 Model Verification Using VerilogA 16
2.3 TDC VCO-Based Quantizer 17
2.3.1 Linear Modeling and Analysis 20
2.3.2 Model Verification Using VerilogA 23
2.4 FDC vs. TDC Architecture 25
2.5 Summary 28
References 29

3 Limitations of the VCO-Based Quantizer 31
3.1 VCO Nonlinearity 31
3.1.1 Modeling and Analysis 31
3.1.2 Verification: FDC vs. TDC Architecture 34
3.2 VCO Phase Noise 36
3.2.1 Modeling and Analysis 36
3.2.2 Verification: FDC vs. TDC Architecture 43
3.3 Sampling Clock Jitter 44
3.3.1 Modeling and Analysis 45
3.3.2 Verification: FDC vs. TDC Architecture 46
3.4 Summary 48
References 49

4 Further Analyses: FDC vs. TDC 51
4.1 FDC/TDC Circuit Requirements 51
4.2 Two-Tone Test 52
4.3 Final Thoughts 53
References 54

5 Conclusions 55

http://www.springer.com/978-1-4419-9721-0

VCO-Based Quantizers Using Frequency-to-Digital and Time-to-Digital Converters

Yoder, S.; Ismail, M.; Khalil, W.

2011, IX, 55 p. 49 illus., Softcover
ISBN: 978-1-4419-9721-0