

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Contributions of This Book	5
<b>2</b>	<b>DDSM and Applications</b>	<b>7</b>
2.1	Principles of Delta-Sigma Modulation	7
2.1.1	SQNR	11
2.2	Classification of Delta-Sigma Modulators	15
2.2.1	Continuous-Time (CT) Analog Modulator	15
2.2.2	Discrete-Time (DT) Analog Modulator	15
2.2.3	Discrete-Time Digital Modulators	16
2.3	DDSM Architectures	17
2.3.1	Single Quantizer DDSMs	17
2.3.2	Error Feedback Modulators	19
2.3.3	MASH Topology	19
2.4	Delta-Sigma DAC	22
2.5	Phase-Locked Loop Frequency Synthesizers	24
2.5.1	Integer-N Frequency Synthesizers	25
2.5.2	Fractional-N Frequency Synthesizers	27
2.5.3	Spurious Tones	29
2.6	Simulink Models and MATLAB Codes for DDSMs	34
2.6.1	SQ-DDSM	34
2.6.2	Multi-Level EFM	38
2.6.3	MASH	39
2.7	Summary	42
<b>3</b>	<b>Conventional Techniques for Maximizing Cycle Lengths</b>	<b>43</b>
3.1	Introduction	43
3.2	Stochastic Techniques	44
3.2.1	Nonshaped LSB Dithering	44
3.2.2	LSB Dithering in SQ-DDSMs	45
3.2.3	LSB Dithering in the MASH DDSM	47
3.2.4	Other Schemes of Dithering	50

3.3	Deterministic Techniques .....	56
3.3.1	Setting Predefined Initial Conditions .....	56
3.3.2	Example .....	60
3.4	Mathematical Analysis .....	61
3.4.1	First Order Modulator .....	61
3.4.2	Higher Order Modulators .....	67
3.4.3	Calculation of Cycle Lengths for MASH DDSMs .....	75
3.4.4	Using Prime Modulus Quantizers .....	83
3.5	Notes on MATLAB Simulations .....	90
3.5.1	How to Calculate the Cycle Length .....	90
3.6	Summary .....	93
<b>4</b>	<b>Maximizing Cycle Lengths by Architecture Modification .....</b>	<b>95</b>
4.1	Introduction .....	95
4.2	Modified First Order Error Feedback Modulator .....	95
4.3	Maximized Cycle Length MASH Modulators (HK-MASH) .....	99
4.4	Performance Comparison of Different Maximized MASH DDSMs ..	101
4.4.1	Spectral Investigation .....	101
4.4.2	Experimental Results .....	107
4.4.3	Relative Hardware Complexity .....	111
4.5	Song and Park Cycle Lengthening Architecture .....	112
4.6	Summary .....	115
<b>5</b>	<b>HK-EFM and HK-SQ-DDSM .....</b>	<b>117</b>
5.1	Introduction .....	117
5.2	HK-EFM .....	117
5.2.1	Conventional Architecture .....	119
5.2.2	HK Architecture .....	121
5.3	Maximum Cycle Length EFMs .....	121
5.3.1	Architecture .....	121
5.3.2	Cycle Lengths .....	123
5.3.3	Spectral Investigation .....	123
5.4	Maximum Cycle Length Single-Quantizer DDSMs .....	126
5.4.1	Architecture .....	126
5.4.2	Simulation Results .....	127
5.5	Implementation Issues .....	128
5.6	Summary .....	129
<b>Appendix A Calculating the Mean and Variance of the Error Signal in Mid-Tread and 1-Bit Quantizers .....</b>		<b>131</b>
A.1	Mid-Tread Quantizer .....	131
A.2	1-Bit Quantizer .....	133

<b>Appendix B Mathematical Analysis of the HK-MASH DDSM</b> . . . . .	135
B.1 Proof of the Cycle Length for the Modified First Order Delta Sigma Modulator . . . . .	135
B.2 Proof of the Cycle Length for the HK-MASH Modulator . . . . .	138
B.2.1 Modified Second Order Modulator . . . . .	138
B.2.2 Modified Third Order and Higher Order Modulators . . . . .	139
<b>References</b> . . . . .	141
<b>Index</b> . . . . .	145



<http://www.springer.com/978-1-4614-0093-6>

Minimizing Spurious Tones in Digital Delta-Sigma  
Modulators

Hosseini, K.; Kennedy, M.P.

2011, XIV, 150 p., Hardcover

ISBN: 978-1-4614-0093-6