Contents

1 Introduction 1
1.1 AGC Design Strategies 3
1.2 AGC Architectures for RF Receivers 6
1.3 Outline of the Work 8
References 10

2 AGC Fundamentals 13
2.1 AGC Loop Fundamentals 14
2.1.1 AGC with Feedback Loop 14
2.1.2 AGC with Feedforward Loop 20
2.2 Matlab Simulations 21
2.2.1 AGC with Feedback Loop 21
2.2.2 AGC with Feedforward Loop 25
2.3 Conclusions 26
References 27

3 Basic AGC Cells 29
3.1 Variable Gain Amplifiers 29
3.1.1 Degeneration Based VGA Structures. Proposed VGA1 32
3.1.2 Multiplier-Based VGA Structures. Proposed VGA2 and VGA3 35
3.1.3 Complete VGA Architecture Design Considerations 51
3.1.4 Conclusions 52
3.2 Peak Detectors 54
3.2.1 Basic Peak Detector Topologies 55
3.2.2 Open-Loop Envelope Detectors. Proposed PD1 and PD2 57
3.2.3 Closed-Loop Envelope Detectors. Proposed PD3 and PD4 66
3.2.4 S/H Based Envelope Detector. Proposed PD5 70
3.2.5 Conclusions 76

3.3 Control Voltage Generation Circuit 78
3.3.1 Digital Control 78
3.3.2 Analog Control 79
3.3.3 Conclusions 82
References 82

4 AGC Systems 87
4.1 CMOS Feedforward Digital AGC Circuit 87
4.1.1 System Architecture 88
4.1.2 Performances 91
4.2 SiGe BiCMOS Analog AGC Circuit 93
4.2.1 System Architecture 94
4.2.2 Performances 98
4.3 CMOS Mixed Feedback/Feedforward AGC Circuit 101
4.3.1 System Architecture 102
4.3.2 Performances 109
4.4 Conclusions 112
References 114

5 Conclusions 117
5.1 General Conclusions 117
5.2 Further Research Directions 119

Appendix A: Layout and Experimental Techniques 121

Appendix B: Acronym List 127

Appendix C: Parameter Glossary 129

Appendix D: Process Parameters 131

Index 133

http://www.springer.com/978-1-4614-0166-7

Automatic Gain Control
Techniques and Architectures for RF Receivers
Alegre Pérez, J.P.; Celma, S.; López, B.C.
2011, XIV, 134 p., Hardcover
ISBN: 978-1-4614-0166-7