

# Contents

<b>1</b>	<b>Introduction.....</b>	<b>1</b>
	References .....	4
<b>2</b>	<b>Predictive Technology Model of Conventional CMOS Devices.....</b>	<b>7</b>
2.1	PTM in Light of CMOS Scaling.....	7
2.2	Predictive Methodology.....	10
2.2.1	Parameter Taxonomy .....	10
2.2.2	Prediction of Model Parameters .....	11
2.3	Evaluation of PTM.....	15
2.3.1	Verification and Prediction of I-V Characteristics .....	15
2.3.2	Impact of Process Variations .....	17
	References .....	22
<b>3</b>	<b>Predictive Technology Model of Enhanced CMOS Devices .....</b>	<b>25</b>
3.1	Strain Engineering in Scaled CMOS .....	25
3.1.1	Modeling of Stress Distribution in the Channel.....	27
3.1.2	Equivalent Mobility Model .....	28
3.1.3	Strain Induced Threshold Voltage Shift .....	30
3.2	High- $k$ /Metal Gate and Multiple- $V_{th}$ Devices .....	32
3.3	Modeling of the FinFET Structure.....	36
	References .....	39
<b>4</b>	<b>Statistical Extraction and Modeling of CMOS Variability .....</b>	<b>43</b>
4.1	Variability Characterization and Extraction .....	44
4.1.1	Test Chip and In-Situ Measurement .....	45
4.1.2	Extraction and Decoupling of Variations.....	46
4.1.3	Verification and Statistical Analysis.....	49
4.2	Predictive Modeling of Threshold Variability.....	54
4.2.1	Simulation with Gate Slicing Method .....	55
4.2.2	Validation with Atomistic Simulations.....	59
4.2.3	Predictive $V_{th}$ Variability Modeling .....	61
	References .....	64

<b>5</b>	<b>Modeling of Temporal Reliability Degradation</b>	67
5.1	Static Aging Models	69
5.2	Dynamic NBTI Models	72
5.2.1	Cycle-to-Cycle Degradation Model	72
5.2.2	Long-Term Degradation Model	73
5.3	Model Implementation and Prediction	74
5.3.1	Sub-circuit for SPICE Simulation	74
5.3.2	Device and Circuit Performance Degradation	75
5.4	Interaction with Process Variations	77
	References	79
<b>6</b>	<b>Modeling of Interconnect Parasitics</b>	81
6.1	Background of Interconnect Models	81
6.2	Modeling Principles	83
6.3	Capacitance Modeling of the Basic Patterns	87
6.3.1	Model of the Line-to-Plate Capacitance	87
6.3.2	Role of Terminal Capacitance	88
6.3.3	Model Comparison and Discussions	89
6.3.4	Coupling Capacitance between Parallel Lines	89
6.4	Applications to General BEOL Structures	90
6.4.1	Physical Effects with Multiple Electrodes	92
6.4.2	Modeling of the Coupling Capacitance	93
6.4.3	Revisiting the Line-to-Plate Capacitance	94
6.4.4	Cu Diffusion Barrier	96
6.4.5	Air Gap	98
6.5	Model Validation and Comparison	98
	References	102
<b>7</b>	<b>Design Benchmark with Predictive Technology Model</b>	105
7.1	Customization of PTM	106
7.2	Exploratory Design of 22 nm CMOS Circuits	108
7.2.1	Ring Oscillator Delay and Energy	110
7.2.2	Performance of Sequential Elements	111
7.2.3	Impact of BEOL Scaling	112
7.3	Scaling Trend of Circuit Resilience	115
	References	118
<b>8</b>	<b>Predictive Process Design Kits</b>	121
	W. Rhett Davis and Harun Demircioglu	
8.1	Introduction	121
8.2	Transistor Types and Models	122
8.3	Front-End Design Rules	124
8.3.1	Width-Affecting Rules	125
8.3.2	Height-Affecting Rules	126
8.3.3	Antenna Rules	128

8.4	Back-End Design Rules.....	131
8.4.1	Via Rules.....	131
8.4.2	Variable Spacing and Density Rules .....	132
8.4.3	Metal Stack.....	133
8.5	Lithography Simulation Model .....	135
8.6	The Future of Process Design Kits .....	137
8.7	Conclusion .....	138
	References .....	138
<b>9</b>	<b>Predictive Modeling of Carbon Nanotube Devices .....</b>	<b>141</b>
9.1	Predictive Transistor Model Development .....	143
9.1.1	Device Structure .....	143
9.1.2	Zone-folding Approximation .....	144
9.1.3	Surface-potential Based Modeling.....	145
9.1.4	Schottky Barrier Modeling.....	147
9.1.5	Transistor Model Extraction and Validation .....	150
9.2	Interconnect Modeling .....	151
9.2.1	CNT Interconnect Resistance.....	152
9.2.2	Capacitance and Inductance of CNT Interconnect .....	153
9.2.3	Interconnect Model Extraction and Validation.....	154
9.3	Statistical Extraction of Process Variability .....	154
9.3.1	Device Fabrication and Measurement .....	155
9.3.2	Model Based Extraction of Variations .....	158
9.4	Design Insights with CNT Devices.....	160
	References .....	163
<b>10</b>	<b>Predictive Technology Model for Future Nanoelectronic Design.....</b>	<b>165</b>
	<b>Index .....</b>	<b>167</b>



<http://www.springer.com/978-1-4614-0444-6>

Predictive Technology Model for Robust Nanoelectronic  
Design

Cao, Y.

2011, XV, 173 p., Hardcover

ISBN: 978-1-4614-0444-6