

Contents

1	Communication Concepts: Circuit Designer Perspective	1
1.1	Introduction	1
1.2	Overview of Wireless Systems	2
1.3	Standards	4
1.4	Access Methods	5
1.4.1	TDMA	6
1.4.2	FDMA	6
1.4.3	CDMA	7
1.4.4	OFDMA	9
1.5	Modulation Schemes	11
1.5.1	Binary Frequency Shift Keying	11
1.5.2	Binary Phase Shift Keying	13
1.5.3	Quadrature Phase-Shift Keying	14
1.5.4	Offset Quadrature Phase Shift Keying	16
1.5.5	Minimum Shift Keying	16
1.5.6	MSK: Another Viewpoint	17
1.6	Classical Channel	17
1.6.1	Additive White Gaussian Noise	17
1.6.2	Finite Channel Bandwidth	22
1.7	Wireless Channel Description	26
1.7.1	Path Environment	27
1.7.2	Path Loss: A First Glance	29
1.7.3	Multi-path Fading: A First Glance	30
1.8	Path Loss: Detailed Discussion	31
1.8.1	Friis equation	31
1.8.2	Amplitude Loss and Minimum Received Signal Strength	33
1.8.3	Minimum Separation	34

1.9	Multipath Fading: Channel Model and Envelope Fading.....	35
1.9.1	Time-varying Channel Model.....	35
1.9.2	Envelope Fading	37
1.10	Multipath Fading: Frequency Selective and Fast Fading	41
1.10.1	Frequency Selective Fading	41
1.10.2	Fast fading	52
1.10.3	Comparisons of Flat/Frequency Selective and Slow/Fast Fading.....	59
1.11	Summary of Standard Translation.....	59
1.12	Problems	61
	References.....	62
2	Receiver Architectures.....	63
2.1	Introduction.....	63
2.2	Receiver Front End: General Discussion.....	64
2.2.1	Motivations	64
2.2.2	General Design Philosophy	65
2.2.3	Heterodyne and Other Architectures	66
2.3	Filter Design	68
2.3.1	Band Selection Filter (BPF1).....	68
2.3.2	Image Rejection Filter (BPF2)	69
2.3.3	Channel Filter (BPF3).....	73
2.4	Rest of Receiver Front End: Nonidealities and Design Parameters	74
2.4.1	Nonlinearity	75
2.4.2	Noise.....	84
2.5	Derivation of NF, IIP_3 of Receiver Front End	89
2.5.1	Required NF_{rec_front}	90
2.5.2	Required IIP_{3,rec_front}	92
2.6	Partitioning of required NF_{rec_front} and IIP_{3,rec_front} into individual NF, IIP_3	99
2.7	Problems	102
	References.....	105
3	Low Noise Amplifier	107
3.1	Introduction.....	107
3.1.1	General Philosophy.....	107
3.1.2	Matching Networks.....	109
3.1.3	Comparisons of Narrowband and Wideband LNA	113
3.2	Wideband LNA Design.....	114
3.2.1	DC Bias.....	116
3.2.2	Gain and Frequency Response	117
3.2.3	Noise Figure	121

3.3	NarrowBand LNA: Impedance Matching	126
3.3.1	Matching the Imaginary Part	127
3.3.2	Matching the Real Part.....	132
3.3.3	Interpretation of Power Matching	134
3.3.4	Similarity Between Q (Quality factor) and n (Turn Ratio)	136
3.4	Narrowband LNA: Core Amplifier	139
3.4.1	Noise Figure.....	140
3.4.2	Power Dissipation.....	146
3.4.3	Trade-Off Between Noise Figure and Power.....	148
3.4.4	Noise Contribution from other Sources	149
3.4.5	Gain	153
3.4.6	Other Real-Life Design Considerations	154
3.5	Problems	159
	References.....	162
4	Active Mixer	163
4.1	Introduction	163
4.2	Balancing.....	166
4.2.1	Unbalanced Mixer	166
4.2.2	Single Balanced Mixer.....	166
4.2.3	Double Balanced Mixer: Gilbert Mixer	168
4.3	Qualitative Description of the Gilbert Mixer.....	169
4.4	Conversion Gain	171
4.5	Distortion, Low Frequency Case: Analysis of Gilbert Mixer.....	172
4.6	Distortion, High-Frequency Case	178
4.6.1	Volterra Series	179
4.6.2	Analysis of Gilbert Mixer.....	191
4.7	Noise	208
4.7.1	V_{lo} Not Switching Case.....	208
4.7.2	V_{lo} Switching Case.....	209
4.7.3	Analysis of Noise in Unbalanced Mixer (V_{lo} not Switching and Special V_{lo} Switching Cases)	221
4.8	A complete Active Mixer.....	227
4.9	Problems	228
	References.....	230
5	Passive Mixer	231
5.1	Introduction	231
5.2	Switching Mixer	232
5.2.1	Unbalanced Switching Mixer.....	232
5.2.2	Single and Double Balanced Switching Mixer.....	233
5.2.3	Nonidealities	234

5.3	Distortion in Unbalanced Switching Mixer	236
5.3.1	Assumptions on Model.....	236
5.3.2	Low-Frequency Case.....	237
5.3.3	High-Frequency Case	239
5.4	Conversion Gain in Unbalanced Switching Mixer.....	242
5.4.1	V_{lo} Not Switching Case	242
5.4.2	Special V_{lo} Switching Case	243
5.4.3	General V_{lo} Switching Case	243
5.5	Noise in Unbalanced Switching Mixer.....	245
5.5.1	V_{lo} not Switching Case	245
5.5.2	Special V_{lo} Switching Case	246
5.5.3	General V_{lo} Switching Case	246
5.6	A practical Unbalanced Switching Mixer.....	247
5.7	Sampling Mixer.....	249
5.7.1	Qualitative Description.....	250
5.7.2	Nonidealities	252
5.7.3	Bottom-Plate Sampling Mixer	254
5.7.4	Sub-Sampled Mixer	255
5.8	Conversion Gain in Single-Ended Sampling Mixer.....	256
5.8.1	V_{lo} not Switching Case	257
5.8.2	Special V_{lo} Switching Case	257
5.8.3	General V_{lo} Switching Case	257
5.9	Distortion in Single-Ended Sampling Mixer.....	258
5.9.1	High Frequency (V_{lo} not Switching) Case.....	259
5.9.2	High-Frequency (Special V_{lo} Switching) Case; V_{lo} has Finite Rise and Fall Time.....	261
5.9.3	High-Frequency Case in Bottom-Plate Single-Ended Sampling Mixer	273
5.10	Intrinsic Noise in Single-Ended Sampling Mixer.....	275
5.10.1	V_{lo} not Switching Case	275
5.10.2	V_{lo} Switching, Both Special and General Cases	276
5.11	Extrinsic Noise in Single Ended Sampling Mixer	277
5.11.1	V_{lo} not Switching Case	277
5.11.2	V_{lo} Switching, Both Special and General Cases	278
5.11.3	Special V_{lo} Switching Case; V_{lo} has Finite Rise and Fall Time	278
5.12	Appendix: Comparisons of Sample and Hold and Sampling Mixer	282
5.13	Observations	284
5.13.1	Design Methodology	285
5.14	Problems	287
	References.....	289

6	Analog-to-Digital Converters	291
6.1	Introduction	291
6.2	Demodulators	292
6.2.1	FM Discriminator (Incoherent)	292
6.2.2	IF Detection (Coherent)	293
6.2.3	Baseband Detection (Coherent)	294
6.3	A/D converters Used in a Receiver	296
6.3.1	Wideband Versus Narrowband A/D Converters	296
6.3.2	Narrowband A/D Converters: General Description	298
6.4	Low-Pass Sigma-Delta Modulators	299
6.4.1	First Order Modulator	299
6.4.2	High Order Modulators	302
6.5	Implementation of Low-Pass Sigma-Delta Modulators	306
6.5.1	Review of Switch-Capacitor-Based Integrators	306
6.5.2	Type 1 Switched-Capacitor-Cased Integrator	307
6.5.3	Non-Ideal Integrator	308
6.5.4	1-bit ADC	312
6.5.5	1-bit DAC	312
6.5.6	Design Procedure	313
6.5.7	Passive Low-Pass Sigma-Delta Modulator	317
6.6	Bandpass Sigma-Delta Modulators	321
6.6.1	Comparisons of Low-Pass and Bandpass Modulators	322
6.6.2	Low Pass Modulator to Bandpass Modulator Conversion	323
6.7	Implementation of Bandpass Sigma-Delta Modulators	326
6.7.1	Review of Switch-Capacitor-Based Resonators	326
6.7.2	Non-Ideal Resonator	327
6.7.3	Design Procedure	331
6.7.4	Bandpass Versus Low-Pass Modulators	334
6.8	I/Q mismatch in Mixer and A/D Converters	335
6.8.1	Origin of Mismatch and Its Impact	335
6.8.2	Techniques to Combat Problems Due to Mismatch	338
6.9	Appendix: Low-Voltage Low-Pass Modulator	343
6.10	Problems	346
	References	349
7	Frequency Synthesizer: Phase/Frequency Processing Components	351
7.1	Introduction	351
7.2	PLL-Based Frequency Synthesizer	352
7.3	Phase Detector/Charge Pump	357
7.3.1	Phase Frequency Detector	357
7.3.2	EXOR Phase Detector	363
7.3.3	Charge Pump	366
7.3.4	Spur	368
7.3.5	K_{pd}	371

7.4	Dividers	372
7.4.1	Survey of Different Types of Divider	372
7.4.2	Example of a Complete Divider (DECT Application)	379
7.5	VCO: Introduction	385
7.5.1	Categorization.....	385
7.5.2	Review of Positive Feedback Theory.....	386
7.6	LC Oscillators.....	391
7.6.1	Basic LC Oscillators	391
7.6.2	Alternate LC Oscillator Topologies	396
7.6.3	Tuning, K_{vco}	400
7.7	Ring Oscillators	402
7.7.1	Delay Cells.....	404
7.7.2	Tuning.....	408
7.8	Introduction to Phase Noise.....	414
7.8.1	Definition.....	414
7.8.2	Interpretation.....	415
7.8.3	Basic Phase Noise Models.....	418
7.9	Advanced Phase Noise Model of Ring Oscillators.....	419
7.9.1	Saturated Ring Oscillators	419
7.9.2	Unsaturated Ring Oscillators	427
7.10	Problems	433
	References.....	441
8	Frequency Synthesizer: Loop Filter and System Design	443
8.1	Introduction	443
8.2	Loop Filter: General Description	443
8.2.1	Basic Equations and Definitions.....	443
8.2.2	First-Order Filter	445
8.2.3	Second-Order Filter	447
8.2.4	High-Order Filters	450
8.3	Loop Filter: Design Approaches.....	450
8.3.1	Phase Noise Based Approach.....	451
8.3.2	Spur-Based Approach.....	463
8.4	A Complete Synthesizer Design Example (DECT Application)	468
8.4.1	Specifications	469
8.4.2	VCO.....	470
8.4.3	Loop Filter: Part 1	476
8.4.4	Phase Detector: Determine K_{pd}	480
8.4.5	Loop Filter: Part 2	482
8.5	Implementation of a Frequency Synthesizer with a Fractional Divider	484
8.5.1	Architecture	484
8.6	Problems	490
	References.....	493

9 Transmitter Architectures and Power Amplifier	495
9.1 Introduction	495
9.2 Transmitter Back End: General Discussion	495
9.2.1 Motivations and General Design Philosophy.....	495
9.2.2 Direct Conversion and Other Architectures	496
9.3 Quadrature LO Generator.....	501
9.3.1 Single Ended RC.....	501
9.3.2 Single Ended LC.....	503
9.3.3 R-C with Differential Stages.....	505
9.3.4 Polyphase I/Q Generator.....	506
9.3.5 Divider Based Generator.....	508
9.4 Power Amplifier Design	509
9.4.1 Specs	509
9.4.2 Power Output Control.....	520
9.4.3 PA Design Issues.....	521
9.4.4 Class A Amplifiers.....	521
9.4.5 Class AB/B/C Amplifiers	527
9.4.6 Choice of Class A vs AB/C Amplifiers.....	529
9.4.7 Class E Amplifiers	530
9.5 Problems	533
References.....	536
Index.....	539



<http://www.springer.com/978-1-4614-0985-4>

VLSI for Wireless Communication

Leung, B.

2011, XXVI, 546 p., Hardcover

ISBN: 978-1-4614-0985-4