

# Contents

<b>1</b>	<b>Introduction</b> .....	1
	Koichiro Ishibashi	
1.1	History and Trend of SRAM Memory Cell .....	1
1.2	Memory Cell Design Techniques and Array Design Techniques .....	3
	References .....	4
<b>2</b>	<b>Fundamentals of SRAM Memory Cell</b> .....	5
	Kenichi Osada	
2.1	SRAM Cell .....	5
2.2	Basic Operation of SRAM Cell .....	5
2.3	Electrical Stability at Read Operation: Static Noise Margin and $\beta$ Ratio .....	9
	Reference .....	10
<b>3</b>	<b>Electrical Stability (Read and Write Operations)</b> .....	11
	Masanao Yamaoka and Yasumasa Tsukamoto	
3.1	Fundamentals of Electrical Stability on Read and Write Operations .....	11
3.2	$V_{th}$ Window Curve .....	16
3.3	Sensitivity Analysis .....	19
	References .....	24
<b>4</b>	<b>Low Power Memory Cell Design Technique</b> .....	25
	Kenichi Osada and Masanao Yamaoka	
4.1	Fundamentals of Leakage of SRAM Array .....	25
4.1.1	Leakage Currents in an SRAM of Conventional Design.....	26
4.1.2	Gate-Tunnel Leakage and GIDL Currents.....	26
4.2	Source Line Voltage Control Technique .....	29
4.2.1	EFR Scheme for Low Power SRAM .....	29
4.2.2	Chip Architecture .....	29
4.2.3	Results.....	31

4.2.4	Source Line Voltage Control Technique for SRAM Embedded in the Application Processor .....	32
4.3	LS-Cell Design for Low-Voltage Operation .....	36
4.3.1	Lithographically Symmetrical Memory Cell .....	37
	References .....	40
<b>5</b>	<b>Low-Power Array Design Techniques .....</b>	<b>43</b>
	Koji Nii, Masanao Yamaoka, and Kenichi Osada	
5.1	Dummy Cell Design .....	45
5.1.1	Problem with Wide-Voltage Operation .....	45
5.1.2	Block Diagram and Operation of Voltage-Adapted Timing-Generation Scheme .....	46
5.1.3	Timing Diagram and Effect of Voltage-Adapted Timing-Generation Scheme .....	48
5.1.4	Predecoder and Word-Driver Circuits .....	50
5.1.5	Results .....	51
5.2	Array Boost Technique .....	54
5.3	Read and Write Stability Assisting Circuits .....	59
5.3.1	Concept of Improving Read Stability .....	59
5.3.2	Variation Tolerant Read Assist Circuits .....	62
5.3.3	Variation Tolerant Write Assist Circuits .....	67
5.3.4	Simulation Result .....	71
5.3.5	Fabrications and Evaluations in 45-nm Technology .....	72
5.4	Dual-Port Array Design Techniques .....	74
5.4.1	Access Conflict Issue of Dual-Port SRAM .....	74
5.4.2	Circumventing Access Scheme of Simultaneous Common Row Activation .....	76
5.4.3	8T Dual-Port Cell Design .....	80
5.4.4	Simulated Butterfly Curves for SNM .....	81
5.4.5	Cell Stability Analysis .....	83
5.4.6	Standby Leakage .....	84
5.4.7	Design and Fabrication of Test Chip .....	84
5.4.8	Measurement Result .....	86
	References .....	87
<b>6</b>	<b>Reliable Memory Cell Design for Environmental Radiation-Induced Failures in SRAM .....</b>	<b>89</b>
	Eishi Ibe and Kenichi Osada	
6.1	Fundamentals of SER in SRAM Cell .....	90
6.2	SER Caused by Alpha Particle .....	94
6.3	SER Caused by Neutrons and Its Quantification .....	97
6.3.1	Basic Knowledge of Terrestrial Neutrons .....	97
6.3.2	Overall System to Quantify SER–SECIS .....	99
6.3.3	Simulation Techniques to Quantify Neutron SER .....	99
6.3.4	Predictions of Scaling Effects from CORIMS .....	102

6.4	Evolution of MCU Problems and Clarification of the Mechanism ...	105
6.4.1	MCU Characterization by Accelerator-Based Experiments .....	105
6.4.2	Simplified 3D Device Simulation Mixed with Circuit Simulation .....	108
6.4.3	Full 3D Device Simulation with Four-Partial-Cell Model and Multi-Coupled Bipolar Interaction (MCBI) .....	112
6.5	Countermeasures for Reliable Memory Design .....	115
6.5.1	ECC Error Correction and Interleave Technique for MCU .....	115
6.5.2	ECC Architecture .....	117
6.5.3	Results .....	118
	References .....	119
<b>7</b>	<b>Future Technologies</b> .....	<b>125</b>
	Koji Nii and Masanao Yamaoka	
7.1	7T, 8T, 10T SRAM Cell .....	125
7.2	Thin-Box FD-SOI SRAM .....	128
7.3	SRAM Cells for FINFET .....	135
	References .....	137
	<b>Index</b> .....	<b>139</b>

Low Power and Reliable SRAM Memory Cell and Array  
Design

Ishibashi, K.; Osada, K. (Eds.)

2011, XII, 144 p., Hardcover

ISBN: 978-3-642-19567-9