

# Chapter 2

## Scaling, Power Consumption, and Mobility Enhancement Techniques

### 2.1 Power Scaling

The power dissipation of a CMOS circuit consists of the dynamic (due to switching) and the static contribution in the off-state and can be written as [68]

$$P = \sum_i \alpha_i C_i V_{DD}^2 f + I_{OFF} V_{DD}, \quad (2.1)$$

where  $0 < \alpha_i < 1$  is the “switching activity factor” of the  $i$ th circuit block,  $C_i$  is the total effective capacitance including that of all the interconnects and input capacitance of transistors,  $f$  is the clock frequency, and  $I_{OFF}$  is the total current in the off-state of all the transistors biased by the power supply voltage  $V_{DD}$ . In contrast to  $I_{OFF}$ , the on-current  $I_{ON} = \sum_i (I_{ON})_i$  participates in (2.1) indirectly, via the speed requirement

$$f = p/\tau, \quad (2.2)$$

where

$$\tau = C_i V_{DD} / (I_{ON})_i, \quad (2.3)$$

and  $p \ll 1$  is the fraction of the fraction of the clock period  $1/f$  taken by the capacitance recharging constant  $\tau$ .

The model of the power consumption described by (2.1)–(2.3) is approximate, however it captures the basic balance between the static and dynamic components of power generation.

At the beginning of the CMOS era the power consumption was reduced by scaling the transistor dimensions and thus the supply voltage  $V_{DD}$  down. However, with approaching 100 nm channel size, the  $V_{DD}$  scaling has slowed down. One of the reasons was a gradual increase of the currents in the *off*-state. This increase was mostly due to parasitic leakages, the most important is due to carrier tunneling through a thinner oxide. Indeed, in order to maintain a proper electrostatic control over the channel the thickness of the gate dielectric separating the gate from the channel must be reduced together with scaling of the gate length, which leads to a sharp increase of tunneling through a thin dielectric. With an increase of the *off*-current one option to preserve the high ratio  $I_{ON}/I_{OFF}$  is to increase the supply voltage

$V_{DD}$ . This option is, however, unacceptable, since, according to (2.1), it leads to an increase of the power consumption.

The industry has faced the problem of increase of heat generation already at the 90 nm technology node. The engineering solution to continue scaling, increase performance, and keep the heat generation under control was the introduction of strain into the channel [20]. Strain modifies the transport properties of the transistor in the open state, while keeping them practically unchanged in the off-state. If the  $I_{ON}$  current is increased by applying stress, it leads, according to (2.2), to higher speed and performance. Therefore, if a higher  $I_{ON}$  is achieved for the same  $I_{OFF}$  and  $V_{DD}$ , the performance gain is accomplished at nearly no increase of the power generation. Alternatively, the performance similar to an unstrained device is achieved at lower  $V_{DD}$  and thus reduced power consumption.


Although a new technology of high-k dielectric/metal gate, which allows reducing  $I_{OFF}$  (and thus power consumption) while preserving the good control over the channel, was introduced at 45 nm technology node [43], stress technique remains one of the main boosters of performance enhancement with scaling. In the 32 nm technology node introduced by Intel at the end of 2008, the fourth generation of advanced channel stressors is employed [44] allowing to get tensions of 1.2–1.5 GPa in the channel. In 2009 nearly 2 GPa stress in the channel was achieved [50].

The on-current boost by stress is due to the strain-induced mobility enhancement in the channel. Depending on the stress conditions, up to the fourfold mobility enhancement for holes and nearly twofold for electrons was reported [71] and up to 50% increase in transistor drive current [22, 43, 62, 76, 80] was documented. The mobility enhancement is predicted up to the stress level of at least 3 GPa [71], which is higher than the level currently delivered into the channel. It makes stress a viable, competitive, and important technology which will certainly be used to boost the performance of future technology generations beyond the 32 nm technology node currently in production.

In this chapter we will briefly review the history of stress in silicon and the main techniques to introduce stress currently utilized in laboratories and industry. Stress is not the only option to enhance mobility in the channel. As shown in Fig. 2.1, substrates different from the commonly used (001) wafers may also be used to obtain higher mobility. This hybrid orientation technology becomes important with the introduction of Fin-FET devices with the [110] channel direction, where the two fin interfaces are  $(1\bar{1}0)$  oriented. Devices with channel directions different from [110] can also be considered. Finally, alternative channel materials with mobilities higher than silicon mobility, e.g., germanium or III–V semiconductors can be used.

## 2.2 Strain Engineering

Strain engineering technologies are based on enhancing the transport properties by mechanically stressing the silicon channel of a MOSFET. The advantage of these techniques is that they allow to get higher performance without changing the



**Fig. 2.1** Classification of stress techniques. Mechanical stress is used in laboratories

MOSFET size and architecture dramatically. Several techniques to deliver strain which require only little change in the process flow have been developed. This allows to integrate strained silicon into the manufacturing process at low additional production costs.

The influence of strain on transport in semiconductors has been a research topic for over half a century. Already in the beginning of the 1950s it was discovered that stress may influence the intrinsic silicon mobility [23,63]. To explain the effect, Herring and Vogt [26] have generalized the deformation potential theory initially proposed by Bardeen and Shockley [7] to describe the coupling between electrons and acoustic waves in solids and to express the relaxation times via the effective mass and deformation potentials. They have shown that the electron mobility change is due to repopulation between the valleys and reduced inter-valley scattering. Both effects are caused by stress-induced energy shifts which, depending on the stress condition, lead to the lifting of degeneracy of the six equivalent valleys. This interpretation of the mobility enhancement is often used to explain the mobility enhancement due to uniaxial stress as well, although, as we will show below, it is valid only for uniaxial stress in [001] direction, or, equivalently, for a biaxially, or inplane stressed sample. The effective mass change appears in [110] stressed samples, as was first demonstrated by Hensel [25] 1965 but since then well forgotten. Only recently [73] the Hensel-Hasegawa-Nakayma model of the conduction band was used to model the mobility enhancement in uniaxially stressed MOSFETs with technologically relevant [110] channel direction [72].

The stress-induced valence band shifts and warping are essential to understand the hole mobility modification. The  $\mathbf{k}\cdot\mathbf{p}$ -based model [40] with a Hamiltonian including strain [8] has been a reliable and inexpensive method to address the stress-induced valence band modification since 1963 [24], which is successfully used nowadays to describe the subband structure in inversion layers [66].

The transport properties of strained silicon can be reasonably well predicted by piezoresistance coefficients for small stress values. However, the value of piezoresistances depends on the parameters like doping level or temperature and should be

measured for each sample. Another problem is that the bulk values of the piezoresistances may not be used to predict the behavior of MOSFETs with confined carriers in the surface layer where the piezoresistance depends on the effective field as well.

Until the beginning of 1990 stressed silicon was studied by the physics community, but remained relatively unexplored for engineering applications [18]. In the pioneering work by Welser in 1992 it was demonstrated that an n-MOSFET with a channel built out of biaxially stressed silicon possesses nearly a 70% higher mobility [77]. In 1993 an increase of hole mobility in a p-MOSFET was reported [45, 46]. The biaxial stress in silicon was achieved by growing the silicon layer on SiGe substrate. The drive current enhancement in pMOSFETs as a function of germanium concentration was investigated in [56], while short-channel n-MOSFETs were studied in [55]. History and the current status of the technology based on biaxially strained silicon, SiGe, and germanium channel MOSFETs is discussed in detail in a recent review [38].

By now the industry has adopted several technologies to introduce strain in the Si channel of MOSFETs. The key challenge is to make the technology compatible with the CMOS manufacturing process flow. For uniaxial stress the integration was successfully achieved [9, 20, 35, 64]. This is why uniaxial stress first introduced in [19, 33, 61] is currently employed by the silicon industry. Uniaxial stress results in a smaller threshold voltage shift [69] and higher mobility enhancement [66]. Modern stress techniques are compatible with the multi-gate architectures [30–32, 67] and were recently integrated with high-k dielectrics and metal gates [15, 79].

Although many strain technologies were developed and introduced up to now, they can be conveniently divided into two distinct categories: global techniques where stress is introduced into the whole wafer, and local techniques, where stress is delivered to each transistor separately and independently (Fig. 2.1). Local stress is usually introduced during the process of MOSFET fabrication and is sometimes called process-induced stress.

Stress must be beneficial for the transport boost in both n- and p-type channels. It turns out that to get the performance improvement n-MOSFETs should be stretched, while p-MOSFETs must be compressed. Obviously, the global stress technique cannot provide the current improvement for both n- and p-MOSFETs. Therefore, industry uses local stress techniques, although biaxially stressed Si can also be used to increase mobility of n-type transistors [16]. We begin with biaxially stressed Si on SiGe technology.

### 2.3 Global Strain Techniques and Substrate Engineering

High quality silicon wafers are the primary elements used in chip manufacturing. Due to growing needs for channels with improved transport properties and rapidly increasing expertise in synthesizing new materials with enhanced electrical, mechanical, or chemical characteristics several ways to engineer silicon wafers were recently explored. This results in a substrate with unique properties which

cannot be achieved by using silicon alone. At the beginning of 1990 the system of a silicon layer grown on a thick SiGe virtual substrate attracted attention to enhanced mobility in strained silicon [77, 78]. The lattice constant of relaxed SiGe is slightly larger than the one in relaxed silicon. Thus, a thin silicon film grown epitaxially on top of a SiGe substrate becomes tensely strained due to the lattice mismatch between silicon and SiGe. Because of the lattice symmetry of silicon a (001) silicon film is equally elongated along [100] and [010] axes which results in biaxial strain. This type of strain is introduced globally through the whole wafer. Biaxial strain results in the conduction band modification which finally leads to improved electron transport. The drive current is increased by up to 25% in sub-100 nm strained silicon MOSFETs [54]. Global stress techniques are not restricted to standard bulk CMOS technology. Thanks to layer transfer and wafer bonding global stress is successfully integrated into SOI wafers. Recently, the performance enhancement in a 60 nm gate length n-MOSFET with an ultra-thin strained silicon layer grown on a SiGe substrate on insulator was demonstrated [21, 58].

Current enhancement alone is not sufficient for a technology to go into mass production. The new technology must be economically competitive [57] and deliver benefits exceeding production costs. Regardless of the proven electron current enhancement in biaxially strained silicon, the presence of the SiGe layer in a substrate introduces several challenges for process integration. One problem is that the SiGe layer induces a high density of defects in strained silicon [18]. The diffusion of Ge atoms into the strained silicon film reduces the thermal budget window. Due to the lower thermal conductivity of SiGe device self-heating may become a problem, especially in the SiGe on insulator structures. Finally, the diffusion rate of dopant atoms (boron, arsenic) is significantly different from that of silicon [74].

Several alternative approaches to introduce biaxial strain in silicon without SiGe layer were proposed. In the “strained silicon directly on insulator” technology the SiGe layer is eliminated before transistor fabrication. This technology delivers a 25% drive current enhancement while avoiding the difficulties of SiGe process integration.

Another back-end technique introduces strain into an already processed wafer. In this approach the wafer is mechanically stressed, after it was thinned down and put onto a polymer film. After that the wafer can safely be bonded to a final substrate. The advantage of the method is that it allows to introduce uniaxial as well as biaxial strain according to the mechanical deformation, and a 100% performance enhancement has been demonstrated [1, 53], however, yield and reliability issues have so far prevented the technique from being used in IC manufacturing.


As it was already pointed out, global stress techniques are able to provide only one type of strain through the whole wafer. However, n- and p-type channels are affected by strain alternatively: an in-plane biaxial tensile strain is beneficial for n-MOS but detrimental for a p-MOS, and vice versa. We briefly review local strain techniques delivering a particular stress to each MOSFET.

## 2.4 Local Stress Techniques

Already in the 1990s it was found that certain process steps and IC elements appearing during wafer processing result in channel stressing and thus performance increase. Shallow trench isolation [41, 59], silicidation at the source and drain region [65], and formation of nitride contact-etch-stop layer [33, 61] were among earlier local stress techniques investigated (Fig. 2.2). Although the process induced stresses were moderate and could not provide sufficient drive current boost at the earlier stage, local techniques have certain advantages over global ones. Process-induced stress can be independently delivered to p- and n-MOSFETs guaranteeing the performance enhancement in both types of transistors. Additionally, stress can be introduced along three coordinate axes. This allows to optimize performance enhancement and costs, reduce the threshold voltage shifts [39], and improve integration into the process flow [36]. Importantly, the interest in stress technology was supported and motivated by industry needs to optimize the ratio of the performance to heat generation for the upcoming 90 nm technology node. Several process-induced local stress techniques, such as stressed nitride contact etch stop liner, stress memorization technique, selective epitaxial growth for embedded SiGe in the source and drain contacts, and stress from shallow trench isolation were introduced in mass production of integrated circuits.

In modern sub-100 nm technologies the transistor dimensions are so small that the mechanical stress induced by shallow trench isolation becomes important [9, 75]. Stress can be induced both parallel and orthogonal to the channel lateral directions.

Another way to introduce compressive uniaxial stress into a p-channel is by filling the source and drain regions with SiGe [6, 17, 27, 49, 70, 85]. For this purpose, the source and drain regions are etched out and a recess area is created. This recess is later filled by SiGe grown epitaxially in the source and drain regions [6, 49]. Alternatively, SiGe can also be grown on top of source and drain [12]. Depending on the



**Fig. 2.2** Process-induced stressors employed by the semiconductor industry. Shallow-trench isolation, highly compressive and tensile capping layers, and compressive stress due to SiGe embedded in the source and drain regions are used in the CMOS process

thickness of the epitaxial  $\text{Si}_{1-x}\text{Ge}_x$  and the Ge content  $x$  large uniaxial stress can be created using this method.

A part of the mechanical stress from a permanently stressed layer grown on top of a transistor can be transferred into the channel. The value of stress transferred depends on the thickness and the material properties of the liner [33]. To boost performance of an n-MOSFET a tensile cap layer is needed, while for a p-MOSFET the compressive layer is required. Thus, two different types of stress liners should be used to get performance enhancement in n-channel and p-channel MOSFETs simultaneously. Industry adopted a Dual Stress Liner (DSL) process, where a highly compressive nitride is deposited on top of the p-channel MOSFET, while a highly tensile nitride is deposited on top of the n-channel MOSFET. Silicon nitride ( $\text{Si}_3\text{N}_4$ ) capping layers can produce both tensile and compressive strain depending on deposition conditions. In the fabrication process, a tensile silicon nitride layer is created by thermal chemical vapor deposition over the whole wafer. Parts of the layer are removed above p-MOSFETs by selective etching. After that a compressive  $\text{Si}_3\text{N}_4$  layer is created by plasma-assisted chemical vapor deposition, followed by selective etching of the compressive layer above n-MOSFETs. Dual stress liners technology alone can improve the drive current by 11% in n-MOSFETs and by 20% in p-MOSFETs [60, 81].

$\text{Si}_3\text{N}_4$  layers with more than 2.0 GPa tensile and 2.5 GPa compressive stress which introduce approximately 1.0 GPa stress in the MOSFET channel are routinely used in 65 nm process [4]. This technique is successfully combined with selective epitaxial growth for embedded SiGe in the source and drain contacts [43]. Thus, strain engineering techniques may not only be combined for the same transistor, but can be superimposed to yield even larger performance boost [27].


Residual channel stress may be preserved after removal of the nitride layer. This fact is exploited in the stress memorization technique [11, 27, 36, 48]. In a process using this technique, the conventional dopant activation spike anneal is performed after the deposition of a tensile stressor capping layer. This layer is subsequently removed before an eventual salicidation process. Even though the stressor nitride layer is removed from the final structure, the stress has been transferred from the nitride film to the channel during annealing and memorized by the re-crystallization of source, drain and the poly gate amorphized layers. Stress from the capping layer can be memorized in the channel. Stress is preserved in the channel even after the stressed layer is removed from the final structure providing a 15% improvement of the drive current in n-channel MOSFETs [10].

Process-induced local stress techniques depend strongly on device geometry and must be adjusted and optimized to maximize beneficial effects from stressors [17]. However, regardless of the challenges of local stressors integration into the manufacturing flow, local stress techniques have proven useful for industrial applications and promising for future technology nodes.

## 2.5 Advanced Stress Techniques

Stress was introduced into the fabrication process flow at the 90 nm technology node. Since then stress is a compulsory technique to get the MOSFET performance enhanced included in all technology nodes. Stress techniques were constantly improved and perfected through the 65 nm and 45 nm technology nodes in order to transfer more strain into the channel. The germanium concentration in the source/drain regions of p-MOSFETs was constantly increased from 17% at the 90 nm technology node to 23% at the 65 nm which resulted in a 60% increase of the channel strain. At the same time an enhanced process flow adopted for the  $\text{Si}_3\text{Ni}_4$  capping layers increase the channel strain in n-MOSFETs by 80% [6]. Strain techniques are compatible with high-k dielectrics/metal gate technology and were successfully integrated in the process flow at the 45 nm technology node, resulting in the third generation strained silicon [43].

At the International Electron Devices Meeting in 2008 Intel has reported its second generation of high-k dielectrics/metal gate 32 nm transistors. The fourth generation of stress technology allowed to get approximately 14% in performance improvement [44] as compared to the 45 nm transistors. The technique allowed to build the largest SRAM with more than 1.9 billions transistors. Multiple stressors are combined to produce even higher strain in the channel. The fourth generation stress technology includes improved stress liners for both n- and p-MOSFETs. Compared to the 45 nm technology node where the dual stress liners with 1.5 GPa tensile and 2.8 GPa of compressive stress were used [43], capping layers with more than 2 GPa tensile and 3.5 GPa compressive stress are introduced for the 32 nm node. In combination with SiGe source/drain regions with high (approximately 30%) germanium concentration uniaxial stress of approximately 1.5 GPa is produced in the channel. The replacement metal gate, or gate last, process when the poly-silicon gate of a transistor is removed and later substituted by a metal gate allows to produce even more uniaxial compressive stress [5, 44], as demonstrated in Fig. 2.3. This allows to obtain the best drive currents of 1.55 mA/ $\mu\text{m}$  for n-MOSFETs and 1.21 mA/ $\mu\text{m}$  for p-MOSFETs reported for 32 nm technology node at the end of 2008 [44].




**Fig. 2.3** Illustration of additional tensile strain introduced in the gate-last process [5, 44]

Tensile stress can also be generated in the n-channel MOSFET by using  $\text{Si}_{1-x}\text{C}_x$  stressors with a small mole fraction  $x$  [2]. It was demonstrated that for n-channel MOSFETs the implementation of the SiC source/drain regions provides significant drive current enhancement of up to 50% at a gate length of 50 nm [14]. Thus,  $\text{Si}_{0.99}\text{C}_{0.01}$  induces as much of tensile stress as  $\text{Si}_{0.75}\text{Ge}_{0.25}$  - compressive stress [3]. This method was not incorporated yet into mass production and possesses a large potential to induce tensile stress for technology nodes beyond 32 nm.

For technology nodes beyond 32 nm the gate becomes less than 30 nm, and improved channel control by the gate is required. Although alternative channel materials with improved transport properties may be the key to extend the planar MOSFETs down to 22 nm and even to 16 nm technology nodes, multi-gate FinFETs and ultra-thin body SOI based technologies provide a better channel control and are thus considered as viable candidates for the next generation technology nodes. An integration of stress into an SOI CMOS fabrication process was demonstrated by [27]. Like in bulk devices, an embedded SiGe process and a compressively stressed liner film are used to introduce compressive strain in the p-MOSFET, whereas a stress memorization and a tensile stressed liner are inducing tensile strain in the n-channel MOSFET. An optimization of the process-induced stresses yields an improvement in saturation drive current of 53% for p-channel and 32% for n-channel MOSFETs, respectively.

Although the process of introducing global stress by growing silicon on relaxed SiGe substrate did not receive appreciation by industry, it has prompted the introduction of a technique called by IBM a reverse-embedded SiGe approach [16]. This technique employs a buried SiGe layer to induce tensile stress in n-channel SOI MOSFETs. In the reverse-embedded SiGe approach the n-FET is fabricated at SiGe source/drain areas of p-MOSFETs following silicon re-growth. SiGe, which is typically used to generate compressive stress in p-channels, is very efficient to impart tensile stress of approximately 400 MPa in the n-channel, leading to 15% increase of the drive current (Fig. 2.4).



**Fig. 2.4** Illustration of the reverse-embedded SiGe approach [16], when an n-FET with strained silicon (SSi) is fabricated at the SiGe source/drain areas of p-MOSFETs following silicon re-growth


With the device dimensions further reduced, the volume of SiGe source/drain regions shrinks as well, thus degrading its stressing capabilities. Although strain remains an efficient performance booster for the 22 nm and even for 16 nm technology nodes, it remains to be seen if stress is an efficient performance booster for short-channel devices beyond 16 nm. Thus, other techniques including hybrid orientation technology and alternative channel materials become important.

## 2.6 Hybrid Orientation Technology and Alternative Channel Materials

Carrier mobility in silicon surface layers depends strongly on the substrate crystal orientation and the direction of the current flow. For instance, hole mobility increases if one selects the  $[100]$  instead the  $[110]$  transport direction for a standard  $(001)$  wafer [37, 41, 84], a fact which was already employed in the 90 nm technology [34].

Electron mobility in the silicon channel is known to be the highest for the traditional substrate  $(001)/[110]$  channel direction configuration, while hole mobility is maximal in  $(\bar{1}10)$  substrate for  $[110]$  channel direction, which is 2.5 times higher than the mobility for the traditional  $(001)$  substrate and  $[110]$  channel direction. Thus, by adjusting the crystal orientation, channel direction (Fig. 2.5), and strain one can optimize the transport properties for n- and p-MOSFETs [81, 82].

In case of a  $[110]$  oriented FinFET the two faces are  $(001)$  oriented, while the other two are of  $(\bar{1}10)$  crystal orientation. Therefore, the relative contribution of  $(001)$  and  $(\bar{1}10)$  surfaces into transport depends on the aspect ratio of the fin width



**Fig. 2.5** Hybrid orientation technology uses different substrate crystal orientations and/or channel directions. The traditional transistor configuration on the  $(001)$  substrate with the  $[110]$  channel direction is shown

to the height. This additional option to choose the transport interface and thus to control the FinFET by performance makes them attractive for the technology nodes beyond 22 nm.

Benefits of applying stress to (110) p-MOSFETs are under intensive investigation. Recent computational studies on strain-induced low field mobility enhancement demonstrated that, although  $(\bar{1}10)/[110]$  hole mobility is superior over the (001)/[110] mobility in relaxed silicon, they become approximately equal in a highly stressed p-channel [66]. These results are supported by a comparative study between Si (110) and (100) substrates on mobility and velocity enhancements for short-channel highly-strained p-MOSFETs [42], where it is demonstrated that mobility and velocity enhancements under high channel stress for (100) substrate are larger than those for (110). Thus, saturation current on (100) is similar or slightly higher than that on (110) for p-MOSFETs with higher channel stress, and benefits of the hybrid orientation technique combined with stress are becoming less obvious.

In order to extend the planar technology to the 16 nm node and beyond one has to use alternative materials for the channel. The use of III–V semiconductors with high intrinsic mobility integrated on silicon substrate is one possible solution explored recently. Intel has presented InGaAs quantum well device structure on silicon [29]. No mobility degradation in quantum well grown on silicon as compared to the well grown on III–V substrates was observed. Compared to n-MOSFETs, the proposed quantum well FET on silicon operates at low supply voltage of 0.5 V, exhibits more than ten times DC power reduction for the same speed performance, and experiences twofold performance gain for the same power. Recently a high mobility III–V-on-insulator FET on silicon substrate with metal source/drain contacts using direct wafer bonding was demonstrated [83]. Lateral tensile strain introduced in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  n-MOSFETs with in-situ doped lattice-mismatched source and drain stressors and interface engineering is shown to boost the performance of III–V n-FETs [83]. Compatibility of stress techniques with the III–V FETs makes them very attractive for future ultra-scaled high-speed applications.

For high-speed p-MOSFETs germanium channels are considered. The ultimate advantage of germanium as compared to silicon are two times higher electron bulk mobility and, most importantly, the fourfold increased hole mobility. However, despite the intrinsic speed advantages, germanium does not grow a stable oxide. Thus a manufacturing method similar to the traditional one employed for silicon MOSFETs is not applicable. Although high-k dielectrics have been implemented with germanium channel transistors [13], satisfactory quality of the gate stacks has not yet been achieved. This results in a mobility enhancement smaller than anticipated. Finally, germanium application to n-channel devices is prohibited by the low drive current of Ge-based n-MOSFET. The poor electron transport property in Ge-based n-channels is primarily due to the intrinsically low density of state and high conductivity effective masses [47].

At the International Electron Devices Meeting 2008 Intel has presented the first high-speed low power III–V p-channel quantum well FET [51, 52]. The compressively strained InSb quantum well device possesses hole mobility as high as  $1230\text{ cm}^2/\text{Vs}$ . The highest cut-off frequency of 140 GHz for III–V p-channel FETs

was demonstrated at a supply voltage of 0.5 eV. As compared to a p-channel silicon MOSFET, the quantum well FET produces ten times less heat at the same speed and develops two-times higher speed for the same power. Therefore, both n- and p-type III–V quantum well FETs are perfect candidates for future high speed and low power logic applications. However, before they become applicable to the silicon industry, many technical challenges must be overcome for III–V compound semiconductors to be integrated onto large silicon wafers [28].

## References

1. Andrieu, F., Ernst, T., Faynot, O., Rozeau, O., Bogumilowicz, Y., Hartmann, J.M., Brevard, L., Toffoli, A., Lafond, D., Ghyselen, B.: Performance and physics of sub-50 nm strained Si on  $\text{Si}_{1-x}\text{Ge}_x$  on insulator (SGOI) nMOSFETs. *Solid State Electron.* **50**, 566–572 (2006)
2. Ang, K.W., Chui, K.J., Bliznetsov, V., Du, A., Balasubramanian, N., Li, M.F., Samudra, G., Yeo, Y.C.: Enhanced performance in 50 nm n-MOSFETs with silicon-carbon source/drain regions. In: *Int. Electron Devices Meeting*, pp. 1069–1071 (2004)
3. Ang, K.W., Chui, K.J., Bliznetsov, V., Tung, C.H., Du, A., Balasubramanian, N., Samudra, G., Li, M.F., Yeo, Y.C.: Lattice strain analysis of transistor structures with silicon-germanium and silicon-carbon source/drain stressors. *Appl. Phys. Lett.* **86**(9), 093102 (2005)
4. Arghavani, R., Xia, L., Saad, H., Balseanu, M., Karunasiri, G., Mascarenhas, A., Thompson, S.E.: A reliable and manufacturable method to induce a stress of >1 Gpa on a p-channel MOSFET in high volume manufacturing. *IEEE Electron Device Lett.* **27**(2), 114–116 (2006)
5. Auth, C., Cappellani, A., Chun, J.S., Dalis, A., Davis, A., Ghani, T., Glass, G., Glassman, T., Harper, M., Hattendorf, M., Hentges, P., Jaloviar, S., Joshi, S., Klaus, J., Kuhn, K., Lavric, D., Lu, M., Mariappan, H., Mistry, K., Norris, B., Rahhal-orabi, N., Ranade, P., Sandford, J., Shifren, L., Souw, V., Tone, K., Tambwe, F., Thompson, A., Townner, D., Troeger, T., Vandervoorn, P., Wallace, C., Wiedemer, J., Wiegand, C.: 45 nm high-k + metal gate strain-enhanced transistors. In: *VLSI Technology, 2008 Symposium on*, pp. 128–129 (2008)
6. Bai, P., Auth, C., Balakrishnan, S., Bost, M., Brain, R., Chikarmane, V., Heussner, R., Hussein, M., Hwang, J., Ingerly, D., James, R., Jeong, J., Kenyon, C., Lee, E., Lee, S.H., Lindert, N., Liu, M., Ma, Z., Marieb, T., Murthy, A., Nagisetty, R., Natarajan, S., Neiryneck, J., Ott, A., Parker, C., Sebastian, J., Shaheed, R., Sivakumar, S., Steigerwald, J., Tyagi, S., Weber, C., Woolery, B., Yeoh, A., Zhang, K., Bohr, M.: A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and  $0.57\mu\text{m}^2$  SRAM cell. In: *Intl. Electron Devices Meeting*, pp. 657–660 (2004)
7. Bardeen, J., Shockley, W.: Deformation potentials and mobilities in non-polar crystals. *Phys. Rev.* **80**(1), 72–80 (1950)
8. Bir, G.L., Pikus, G.E.: *Symmetry and strain-induced effects in semiconductors*. Wiley, New York - Toronto (1974)
9. Chan, V., Rengarajan, R., Rovedo, N., Jin, W., Hook, T., Nguyen, P., Chen, J., Nowak, E., Chen, X.D., Lea, D., Chakravarti, A., Ku, V., Yang, S., Steegen, A., Baiocco, C., Shafer, P., Ng, H., Huang, S.F., Wann, C.: High speed 45 nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering. In: *Intl. Electron Devices Meeting*, pp. 77–80 (2003)
10. Chan, V., Rim, K., Jeong, M., Yang, S., Malik, R., Teh, Y.W., Yang, M., Ouyang, Q.C.: Strain for CMOS performance improvement. pp. 667 – 674 (2005)
11. Chen, C.H., Lee, T., Hou, T., Chen, C., Chen, C., Hsu, J., Cheng, K., Chiu, Y., Tao, H., Jin, Y., Diaz, C., Chen, S., Liang, M.S.: Stress memorization technique (smt) by selectively strained-nitride capping for sub-65 nm high-performance strained-si device application. In:

- VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on, pp. 56–57 (2004). DOI 10.1109/VLSIT.2004.1345390
12. Chidambaram, P.R., Bowen, C., Chakravarthi, S., Machala, C., Wise, R.: Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing. *IEEE Trans. Electron Devices* **53**(5), 944–964 (2006)
  13. Chui, C.O., Ramanathan, S., Triplett, B.B., McIntyre, P.C., Saraswat, K.C.: Ultrathin high-k gate dielectric technology for germanium MOS applications. In: *Proc. Device Research Conf.*, pp. 191–192 (2002)
  14. Chui, K.J., Ang, K.W., Balasubramanian, N., Li, M.F., Samudra, G.S., Yeo, Y.C.: n-MOSFET with silicon–carbon source/drain for enhancement of carrier transport. *IEEE Trans. Electron Devices* **54**, 249–256 (2007)
  15. Datta, S., Dewey, G., Doczy, M., Doyle, B., Jin, B., Kavalieros, J., Kotlyar, R., Metz, M., Zelick, N., Chau, R.: High mobility Si/SiGe strained channel MOS transistors with HfO<sub>2</sub>/TiN gate stack. In: *Intl. Electron Devices Meeting*, pp. 28.1.1–28.1.4 (2003)
  16. Donaton, R.A., Chidambarrao, D., Johnson, J., Chang, P., Liu, Y., Henson, W.K., Holt, J., Li, X., Li, J., Domenicucci, A., Madan, A., Rim, K., Wann, C.: Design and fabrication of MOSFETs with a reverse embedded sige (rev. e-SiGe) structure. In: *Intl. Electron Devices Meeting*, pp. 1–4 (2006)
  17. Eneman, S., Verheyen, P., Rooyackers, R., Nouri, F., Washington, L., Degraeve, R., Kaczer, B., Moroz, V., De Keersgieter, A., Schreutelkamp, R., Kawaguchi, M., Kim, Y., Samoilov, A., Smith, L., Absil, P.P., De Meyer, K., Jurczak, M., Biesemans, S.: Layout impact on the performance of a locally strained PMOSFET. In: *Proc. Symposium on VLSI Technology*, pp. 22–23 (2005)
  18. Fitzgerald, E., Xie, Y., Green, M., Brasen, D., Kortan, A., Michel, J., Mii, Y., Weir, B.: Totally relaxed Ge<sub>x</sub>Si<sub>1-x</sub> layers with low threading dislocation densities grown on Si substrates. *Appl. Phys. Lett.* **59**(7), 811–813 (1991)
  19. Gannavaram, S., Pesovic, N., Ozturk, C.: Low temperature (800C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS. In: *Intl. Electron Devices Meeting*, pp. 437–440 (2000). DOI 10.1109/IEDM.2000.904350
  20. Ghani, T., Armstrong, M., Auth, C., Bost, M., Charvat, P., Glass, G., Hoffmann, T., Johnson, K., Kenyon, C., Klaus, J., McIntyre, B., Mistry, K., Murthy, A., Sandford, J., Silberstein, M., Sivakumar, S., Smith, P., Zawadzki, K., Thompson, S., Bohr, M.: A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. In: *Intl. Electron Devices Meeting*, pp. 11.6.1–11.6.3 (2003)
  21. Ghyselen, B., Hartmann, J.M., Ernst, T., Aulnette, C., Osternaud, B., Bogumilowicz, Y., Abbadie, A., Besson, P., Rayssac, O., Tiberj, A.: Engineering strained silicon on insulator wafers with the smart cut technology. *Solid State Electron.* **48**, 1285–1296 (2004)
  22. Gusev, E.P., Narayanan, V., Frank, M.M.: Advanced high-k dielectric stacks with polysi and metal gates: Recent progress and current challenges. *IBM J. Res. Dev.* **50**(4–5), 387–410 (2006)
  23. Hall, H.H., Bardeen, J., Pearson, G.L.: The effects of pressure and temperature on the resistance of *p* – *n* junctions in germanium. *Phys. Rev.* **84**(1), 129–132 (1951). DOI 10.1103/PhysRev.84.129
  24. Hensel, J.C., Feher, G.: Cyclotron resonance experiments in uniaxially stressed silicon: Valence band inverse mass parameters and deformation potentials. *Phys. Rev.* **129**(3), 1041–1062 (1963). DOI 10.1103/PhysRev.129.1041
  25. Hensel, J.C., Hasegawa, H., Nakayama, M.: Cyclotron resonance in uniaxially stressed silicon. II. Nature of the covalent bond. *Phys. Rev.* **138**(1A), A225–A238 (1965)
  26. Herring, C., Vogt, E.: Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering. *Phys. Rev.* **101**(3), 944–961 (1956)
  27. Horstmann, M., Wei, A., Kammler, T., Höntschel, J., Bierstedt, H., Feudel, T., Froberg, K., Gerhardt, M., Hellmich, A., Hempel, K., Hohage, J., Javorka, P., Klais, J., Koerner, G., Lenski, M., Neu, A., Otterbach, R., Press, P., Reichel, C., Trentsch, M., Trui, B., Salz, H., Schaller, M., Engelmann, H.J., Herzog, O., Ruelke, H., Hübler, P., Stephan, R., Greenlaw, D.,

- Raab, M., Kepler, N.: Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies. In: *Intl. Electron Devices Meeting*, pp. 233–236 (2005)
28. Hudait, M., Chau, R.: Integrating III-V on silicon for future nanoelectronics. In: *Compound Semiconductor Integrated Circuits Symposium, 2008. CSICS '08. IEEE*, pp. 1–2 (2008)
  29. Hudait, M., Dewey, G., Datta, S., Fastenau, J., Kavalieros, J., Liu, W., Lubyshev, D., Pillarisetty, R., Rachmady, W., Radosavljevic, M., Rakshit, T., Chau, R.: Heterogeneous integration of enhancement mode  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well transistor on silicon substrate using thin (less than 2  $\mu\text{m}$ ) composite buffer architecture for high-speed and low-voltage (0.5V) logic applications. In: *Intl. Electron Devices Meeting*, pp. 625–628 (2007)
  30. Irisawa, T., Numata, T., Tezuka, T., Usuda, K., Nakaharai, S., Hirashita, N., Sugiyama, N., Toyoda, E., Takagi, S.: High performance multi-gate pMOSFET using uniaxially-strained SGOI channels. In: *Intl. Electron Devices Meeting*, pp. 709–712 (2005)
  31. Irisawa, T., Numata, T., Tezuka, T., Usuda, K., Sugiyama, N., Takagi, S.I.: Device design and electron transport properties of uniaxially strained-SOI tri-gate nMOSFETs. *IEEE Trans. Electron Devices* **55**(2), 649–654 (2008)
  32. Irisawa, T., Okano, K., Horiuchi, T., Itokawa, H., Mizushima, I., Usuda, K., Tezuka, T., Sugiyama, N., Takagi, S.I.: Electron mobility and short-channel device characteristics of SOI FinFETs with uniaxially strained (110) channels. *IEEE Trans. Electron Devices* **56**(8), 1651–1658 (2009)
  33. Ito, S., Namba, H., Yamaguchi, K., Hirata, T., Ando, K., Koyama, S., Kuroki, S., Ikezawa, N., Suzuki, T., Saitoh, T., Horiuchi, T.: Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design. In: *Intl. Electron Devices Meeting*, pp. 247–251 (2000)
  34. James, D.: 2004 - the year of 90 nm: a review of 90 nm devices. In: *Advanced Semiconductor Manufacturing Conference and Workshop, 2005 IEEE/SEMI*, pp. 72–76 (2005)
  35. Jan, C.H., Bai, P., Choi, J., Curello, G., Jacobs, S., Jeong, J., Johnson, K., Jones, D., Klopčič, S., Lin, J., Lindert, N., Lio, A., Natarajan, S., Neiryneck, J., Packan, P., Park, J., Post, I., Patel, M., Ramey, S., Reese, P., Rockford, L., Roskowski, A., Sacks, G., Turkot, B., Wang, Y., Wei, L., Yip, J., Young, I., Zhang, K., Zhang, Y., Bohr, M., Holt, B.: A 65 nm ultra low power logic platform technology using uni-axial strained silicon transistors. In: *Intl. Electron Devices Meeting*, pp. 60–63 (2005)
  36. Khamankar, R., Bu, H., Bowen, C., Chakravarthi, S., Chidambaram, P.R., Bevan, M., Krishnan, A., Niimi, H., Smith, B., Blatchford, J., Hornung, B., Lu, J.P., Nicollan, P., Kirkpatrick, B., Miles, D., Hewson, M., Farber, D., Hall, L., Alshareef, H., Varghese, A., Gurba, A., Ukraintsev, V., Rathsack, B., DeLoach, J., Tran, J., Kaneshige, C., Somervell, M., Aur, S., Machala, C., Grider, T.: An enhanced 90 nm high performance technology with strong performance improvements from stress and mobility increase through simple process changes. In: *Proc. Symposium on VLSI Technology*, pp. 162–163 (2004)
  37. Komoda, T., Oishi, A., Sanuki, T., Kasai, K., Yoshimura, H., Ohno, K., Iwai, A., Saito, M., Matsuoka, F., Nagashima, N., Noguchi, T.: Mobility improvement for 45 nm node by combination of optimized stress and channel orientation design. In: *Intl. Electron Devices Meeting*, pp. 217–220 (2004)
  38. Lee, M.L., Fitzgerald, E.A., Bulsara, M.T., Currie, M.T., Lochtefeld, A.: Strained si, sige, and ge channels for high-mobility metal-oxide-semiconductor field-effect transistors. *J. Appl. Phys.* **97**(1), 011101 (2005)
  39. Lim, J.S., Thompson, S.E., Fossum, J.G.: Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs. *IEEE Electron Device Lett.* **25**, 731–733 (2004)
  40. Luttinger, J.M., Kohn, W.: Motion of electrons and holes in perturbed periodic fields. *Phys. Rev.* **97**(4), 869–883 (1955)
  41. Matsumoto, T., Maeda, S., Dang, H., Uchida, T., Ota, K., Hirano, Y., Sayama, H., Iwamatsu, T., Ipposhi, T., Oda, H., Maegawa, S., Inoue, Y., Nishimura, T.: Novel SOI wafer engineering using low stress and high mobility CMOSFET with (100) channel for embedded RF/analog applications. In: *Intl. Electron Devices Meeting*, pp. 663–666 (2002)

42. Mayuzumi, S., Yamakawa, S., Kosemura, D., Takei, M., Nagata, K., Akamatsu, H., Aamari, K., Tateshita, Y., Wakabayashi, H., Tsukamoto, M., Ohno, T., Saitoh, M., Ogura, A., Nagashima, N.: Comparative study between si (110) and (100) substrates on mobility and velocity enhancements for short-channel highly-strained pFets. In: VLSI Technology, 2009 Symposium on, pp. 14–15 (2006)
43. Mistry, K., Allen, C., Auth, C., Beattie, B., Bergstrom, D., Bost, M., Brazier, M., Buehler, M., Cappellani, A., Chau, R., Choi, C.H., Ding, G., Fischer, K., Ghani, T., Grover, R., Han, W., Hanken, D., Hattendorf, M., He, J., Hicks, J., Huessner, R., Ingerly, D., Jain, P., James, R., Jong, L., Joshi, S., Kenyon, C., Kuhn, K., Lee, K., Liu, H., Maiz, J., McIntyre, B., Moon, P., Neirynek, J., Pae, S., Parker, C., Parsons, D., Prasad, C., Pipes, L., Prince, M., Ranade, P., Reynolds, T., Sandford, J., Shifren, L., Sebastian, J., Seiple, J., Simon, D., Sivakumar, S., Smith, P., Thomas, C., Troeger, T., Vandervoorn, P., Williams, S., Zawadzki, K.: A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging. In: Intl. Electron Devices Meeting, pp. 247–250 (2007)
44. Natarajan, S., Armstrong, K., Bost, M., Brain, R., Brazier, M., Chang, C.H., Chikarmane, V., Childs, M., Deshpande, H., Dev, K., Ding, G., Ghani, T., Golonzka, O., Han, W., He, J., Heussner, R., James, R., Jin, I., Kenyon, C., Kloplic, S., Lee, S.H., Liu, M., Lodha, S., McFadden, B., Murthy, A., Neiberg, L., Neirynek, J., Packan, P., Pae, S., Parker, C., Pelto, C., Pipes, L., Sebastian, J., Seiple, J., Sell, B., Sivakumar, S., Song, B., Tone, K., Troeger, T., Weber, C., Yang, M., Yeoh, A., Zhang, K.: A 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 $\mu\text{m}^2$  SRAM cell size in a 291Mb array. In: Intl. Electron Devices Meeting, pp. 941–943 (2008)
45. Nayak, D., Goto, K., Yutani, A., Murota, J., Shiraki, Y.: High-mobility strained-Si PMOS-FET's. IEEE Trans. Electron Devices **43**(10), 1709–1716 (1996)
46. Nayak, D., Woo, J., Park, J., Wang, K., MacWilliams, K.: High-mobility p-channel metal-oxide-semiconductor field-effect-transistor on strained Si. Jpn. J. Appl. Phys. **33**, 2412–2414 (1994)
47. Oh, J., Ok, I., Kang, C.Y., Jamil, M., Lee, S.H., Loh, W.Y., Huang, J., Sassman, B., Smith, L., Parthasarathy, S., Coss, B., Choi, W.H., Lee, H.D., Cho, M., Banerjee, S., Majhi, P., Kirsch, P., Tseng, H.H., Jammy, R.: Mechanisms for low on-state current of Ge (SiGe) nMOSFETs: A comparative study on gate stack, resistance, and orientation-dependent effective masses. In: VLSI Technology, 2009 Symposium on, pp. 238–239 (2006)
48. Ota, K., Sugihara, K., Sayama, H., Uchida, T., Oda, H., Eimori, T., Morimoto, H., Inoue, Y.: Novel locally strained channel technique for high performance 55 nm CMOS. In: Intl. Electron Devices Meeting, pp. 27–30 (2002)
49. Ouyang, Q., Yang, M., Holt, J., Panda, S., Chen, H., Utomo, H., Fischetti, M., Rovedo, N., Li, J., Klymko, N., Wildman, H., Kanarsky, T., Costrini, G., Fried, D., Bryant, A., Ott, J., Jeong, M., Sung, C.: Investigation of CMOS devices with embedded SiGe source/drain on hybrid orientation substrates. In: Proc. Symposium on VLSI Technology, pp. 28–29 (2005)
50. Packan, P., Akbar, S., Armstrong, M., Bergstrom, D., Brazier, M., Deshpande, H., Dev, K., Ding, G., Ghani, T., Golonzka, O., Han, W., He, J., Heussner, R., James, R., Jopling, J., Kenyon, C., Lee, S.H., Liu, M., Lodha, S., Mattis, B., Murthy, A., Neiberg, L., Neirynek, J., Pae, S., Parker, C., Pipes, L., Sebastian, J., Seiple, J., Sell, B., Sharma, A., Sivakumar, S., Song, B., St. Amour, A., Tone, K., Troeger, T., Weber, C., Zhang, K., Luo, Y., Natarajan, S.: High performance 32 nm logic technology featuring 2nd generation high-k + metal gate transistors. pp. 1–4 (2009)
51. Radosavljevic, M., Ashley, T., Andreev, A., Coomber, S., Dewey, G., Emeny, M., Fearn, M., Hayes, D., Hilton, K., Hudait, M., Jefferies, R., Martin, T., Pillarisetty, R., Rachmady, W., Rakshit, T., Smith, S., Uren, M., Wallis, D., Wilding, P., Chau, R.: High-performance 40 nm gate length insb p-channel compressively strained quantum well field effect transistors for low-power ( $V_{CC} = 0.5\text{V}$ ) logic applications. In: Intl. Electron Devices Meeting, pp. 1–4 (2008)
52. Radosavljevic, M., Chu-Kung, B., Corcoran, S., Dewey, G., Hudait, M., Fastenau, J., Kavalieros, J., Liu, W., Lubyshev, D., Metz, M., Millard, K., Mukherjee, N., Rachmady, W.,

- Shah, U., Chau, R.: Advanced high-k gate dielectric for high-performance short-channel  $\text{In}_0.7\text{Ga}_0.3\text{As}$  quantum well field effect transistors on silicon substrate for low power logic applications. In: Intl. Electron Devices Meeting, pp. 1–4 (2009)
53. Rim, K., Chan, K., Shi, L., Boyd, D., Ott, J., Klymko, N., Cardone, F., Tai, L., Koester, S., Cobb, M., Canaperi, D., To, B., Duch, E., Babich, I., Carruthers, R., Saunders, P., Walker, G., Zhang, Y., Steen, M., Jeong, M.: Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs. In: Intl. Electron Devices Meeting, pp. 49–52 (2003)
  54. Rim, K., Chu, J., Chen, H., Jenkins, K., Kanarsky, T., Lee, K., Mocuta, A., Zhu, H., Roy, R., Newbury, J., Ott, J., Petrarca, K., Mooney, P., Lacey, D., Koester, S., Chan, K., Boyd, D., Jeong, M., Wong, H.: Characteristics and device design of sub-100 nm strained Si n- and p-MOSFETs. In: Proc. Symposium on VLSI Technology, pp. 98–99 (2002)
  55. Rim, K., Hoyt, J., Gibbons, J.: Transconductance enhancement in deep submicron strained Si n-MOSFETs. In: Intl. Electron Devices Meeting, pp. 707–710 (1998)
  56. Rim, K., Welser, J., Hoyt, J., Gibbons, J.: Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs. In: Intl. Electron Devices Meeting, pp. 517–520 (1995)
  57. Rupp, K., Selberherr, S.: The economic limit to Moore's law. *Proc. of the IEEE* **98**(3), 351–353 (2010)
  58. Sadaka, M., Thean, A., Barr, A., Tekleab, D., Kalpat, S., White, T.: Fabrication and operation of sub-50 nm strained-Si on  $\text{Si}_{1-x}\text{Ge}_x$  on insulator (SGOI) CMOSFETs. In: Proc. IEEE International SOI Conference, pp. 209–211 (2004)
  59. Scott, G., Lutze, J., Rubin, M., Nouri, F., Manley, M.: NMOS drive current reduction caused by transistor layout and trench isolation induced stress. In: Intl. Electron Devices Meeting, pp. 827–830 (1999)
  60. Sheraw, C., Yang, M., Fried, D., Costrini, G., Kanarsky, T., Lee, W., Chan, V., Fischetti, M., Holt, J., et al.: Dual stress liner enhancement in hybrid orientation technology. In: Proc. Symposium on VLSI Technology, pp. 12–13 (2005)
  61. Shimizu, A., Hachimine, K., Ohki, N., Ohta, H., Koguchi, M., Nonaka, Y., Sato, H., Ootsuma, F.: Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement. In: Intl. Electron Devices Meeting, pp. 433–436 (2001)
  62. Sleight, J., Lauer, I., Dokumaci, O., Fried, D., Guo, D., Haran, B., Narasimha, S., Sheraw, C., Singh, D., Steigerwalt, M., Wang, X., Oldiges, P., Sadana, D., Sung, C., Haensch, W., Khare, M.: Challenges and opportunities for high performance 32 nm CMOS technology. In: Intl. Electron Devices Meeting, pp. 697–700 (2006)
  63. Smith, C.S.: Piezoresistance effect in germanium and silicon. *Phys. Rev.* **94**(1), 42–49 (1954)
  64. Steegen, A., Mo, R., Mann, R., Sun, M.C., Eller, M., Leake, G., Vietzke, D., Tilke, A., Guarin, F., Fischer, A., Pompl, T., Massey, G., Vayshenker, A., Tan, W., Ebert, A., Lin, W., Gao, W., Lian, J., Kim, J.P., Wrschka, P., Yang, J.H., Ajmera, A., Knoefler, R., Teh, Y.W., Jamin, F., Park, J., Hooper, K., Griffin, C., Nguyen, P., Klee, V., Ku, V., Baiocco, C., Johnson, G., Tai, L., Benedict, J., Scheer, S., Zhuang, H., Ramanachandran, V., Matusiewicz, G., Lin, Y.H., Siew, Y., Zhang, F., Leong, L., Liew, S., Park, K., Lee, K.W., Hong, D., Choi, S.M., Kaltalioglu, E., Kim, S., Naujok, M., Sherony, M., Cowley, A., Thomas, A., Sudijohno, J., Schiml, T., Ku, J.H., Yang, I.: 65 nm CMOS technology for low power applications. In: Intl. Electron Devices Meeting, pp. 64–67 (2005)
  65. Steegen, A., Stucchi, M., Lauwers, A., Maex, K.: Silicide induced pattern density and orientation dependent transconductance effect in MOS transistors. In: Intl. Electron Devices Meeting, pp. 497–500 (1999)
  66. Sun, G., Sun, Y., Nishida, T., Thompson, S.E.: Hole mobility in silicon inversion layers: Stress and surface orientation. *J. Appl. Phys.* **102**(8), 084501 (2007)
  67. Suthram, S., Hussain, M.M., Harris, H.R., Smith, C., Tseng, H.H., Jammy, R., Thompson, S.E.: Comparison of Uniaxial Wafer Bending and Contact-Etch-Stop-Liner Stress Induced Performance Enhancement on Double-Gate FinFETs. *IEEE Electron Device Lett.* **29**, 480–482 (2008)
  68. Sverdlov, V.A., Walls, T.J., Likharev, K.K.: Nanoscale silicon MOSFETs: A theoretical study. *IEEE Trans. Electron Devices* **50**(9), 1926–1933 (2003)

69. Thompson, S., Sun, G., Wu, K., Lim, J., Nishida, T.: Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs. In: Intl. Electron Devices Meeting, pp. 221–224 (2004)
70. Thompson, S.E., Armstrong, M., Auth, C., Cea, S., Chau, R., Glass, G., Hoffmann, T., Klaus, J., Ma, Z., McIntyre, B., Murthy, A., Obradovic, B., Shifren, L., Sivakumar, S., Tyagi, S., Ghani, T., Mistry, K., Bohr, M., El-Mansy, Y.: A logic nanotechnology featuring strained-silicon. *IEEE Electron Device Lett.* **25**(4), 191–193 (2004)
71. Thompson, S.E., Suthram, S., Sun, Y., Sun, G., Parthasarathy, S., Chu, M., Nishida, T.: Future of strained Si/semiconductors in nanoscale MOSFETs. In: Intl. Electron Devices Meeting, pp. 681–684 (2006)
72. Uchida, K., Krishnamohan, T., Saraswat, K.C., Nishi, Y.: Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime. In: Intl. Electron Devices Meeting, pp. 129–132 (2005)
73. Ungersboeck, E., Dhar, S., Karlowatz, G., Sverdlov, V., Kosina, H., Selberherr, S.: The effect of general strain on band structure and electron mobility of silicon. *IEEE Trans. Electron Devices* **54**(9), 2183–2190 (2007)
74. Uppal, S., Bollani, M., Willoughby, A., Bonar, J., Morris, R., Dowsett, M.: Diffusion of ion-implanted boron in high Ge content SiGe alloys. In: Electrochemical Society Proc., vol. 07, pp. 159–165 (2004)
75. Wang, J., Lundstrom, M.: Ballistic transport in high electron mobility transistors. *IEEE Trans. Electron Devices* **50**(7), 1604–1609 (2003)
76. Washington, L., Nouri, F., Thirupapuliur, S., Eneman, G., Verheyen, P., Moroz, V., Smith, L., Xiaopeng, X., Kawaguchi, M., Huang, T., Ahmed, K., Balseanu, M., Li-Qun, X., Shen, M., Kim, Y., Rooyackers, R., Meyer, K.D., Schreutelkamp, R.: pMOSFET with 200% mobility enhancement induced by multiple stressors. *IEEE Electron Device Lett.* **27**(6), 511–513 (2006)
77. Welser, J., Hoyt, J., Gibbons, J.: NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures. In: Intl. Electron Devices Meeting, pp. 1000–1002 (1992)
78. Welser, J., Hoyt, J., Gibbons, J.: Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors. *IEEE Electron Device Lett.* **15**(3), 100–102 (1994)
79. Xiang, Q., Goo, J.S., Pan, J., Yu, B., Ahmed, S., Zhang, J., Lin, M.R.: Strained silicon nmos with nickel-silicide metal gate. In: VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on, pp. 101–102 (2003)
80. Yang, H.S., Malik, R., Narasimha, S., Li, Y., Divakaruni, R., Agnello, P., Allen, S., Antreasyan, A., Arnold, J.C., Bandy, K., Belyansky, M., Bonnoit, A., Bronner, G., Chan, V., Chen, X., Chen, Z., Chidambarrao, D., Chou, A., Clark, W., Crowder, S.W., Engel, B., Harifuchi, H., Huang, S.F., Jagannathan, R., Jamin, F.F., Kohyama, Y., Kuroda, H., Lai, C.W., Lee, H.K., Lee, W.H., Lim, E.H., Lai, W., Mallikarjunan, A., Matsumoto, K., McKnight, A., Nayak, J., Ng, H.Y., Panda, S., Rengarajan, R., Steigerwalt, M., Subbanna, S., Subramanian, K., Sudijono, J., Sudo, G., Sun, S.P., Tessier, B., Toyoshima, Y., Tran, P., Wise, R., Wong, R., Yang, I.Y., Wann, C.H., Su, L.T., Horstmann, M., Feudel, T., Wei, A., Froberg, K., Burbach, G., Gerhardt, M., Lenski, M., Stephan, R., Wiczorek, K., Schaller, M., Salz, H., Hohage, J., Ruelke, H., Klais, J., Huebler, P., Luning, S., van Bentum, R., Grasshoff, G., Schwan, C., Ehrichs, E., Goad, S., Buller, J., Krishnan, S., Greenlaw, D., Raab, M., Kepler, N.: Dual stress liner for high performance sub-45 nm gate length SOI CMOS manufacturing. In: Intl. Electron Devices Meeting, pp. 1075–1077 (2004)
81. Yang, J.W., Fossum, J.G., Workman, G.O., Huang, C.L.: A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits. *Solid State Electron.* **48**(2), 259–270 (2004)
82. Yang, M., Chan, V., Chan, K., Shi, L., Fried, D., Stathis, J., et al.: Hybrid-orientation technology (HOT): Opportunities and challenges. *IEEE Trans. Electron Devices* **53**, 965–978 (2006)
83. Yokoyama, M., Yasuda, T., Takagi, H., Yamada, H., Fukuhara, N., Hata, M., Sugiyama, M., Nakano, Y., Takenaka, M., Takagi, S.: High mobility metal S/D III-V-On-Insulator MOSFETs

- on a Si substrate using direct wafer bonding. In: VLSI Technology, 2009 Symposium on, pp. 242–243 (2006)
84. Yu, B., Wang, H., Milic, O., Xiang, Q., Wang, W., An, J., Lin, M.R.: 50 nm gate-length CMOS transistor with super-halo: design, process, and reliability. In: Intl. Electron Devices Meeting, pp. 653–656 (1999)
  85. Zhang, D., Nguyen, B., White, T., Goolsby, B., et al.: Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement. In: Proc. Symposium on VLSI Technology, pp. 26–27 (2005)



<http://www.springer.com/978-3-7091-0381-4>

Strain-Induced Effects in Advanced MOSFETs

Sverdlov, V.

2011, XIV, 252 p., Hardcover

ISBN: 978-3-7091-0381-4