

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Analog-to-Digital Conversion	1
1.2	Architecture	3
1.3	Outline	4
<b>2</b>	<b>Time-interleaved Track and Holds</b>	<b>5</b>
2.1	Introduction	5
2.2	Mismatch Between Channels	6
2.2.1	Origin of Spurious Tones	6
2.2.2	Bandwidth Mismatch	9
2.3	Time-interleaved Track and Hold Architectures	12
2.3.1	Architecture Without a Frontend Sampler	13
2.3.2	Architecture with a Frontend Sampler	17
2.3.3	Conclusions on Architectures	22
2.4	Track and Hold Buffers	22
2.4.1	Even-order Distortion	23
2.4.2	Buffer Distortion	23
2.4.3	Distortion at High Frequencies with a Capacitive Load	26
2.5	Bottom-plate Sampling in a Time-interleaved ADC	28
2.6	Number of Channels	29
2.6.1	Sub-ADCs	30
2.6.2	Guidelines	32
2.7	Calibration	32
2.7.1	Offset Calibration	34
2.7.2	Gain Calibration	34
2.7.3	Timing Calibration	34
2.7.4	Bandwidth Calibration	35
2.8	Jitter Requirement on the Sample-clock	35
2.9	Summary and Conclusions	37
<b>3</b>	<b>Sub-ADC Architectures for Time-interleaved ADCs</b>	<b>39</b>
3.1	Introduction	39

3.2	The Successive Approximation ADC . . . . .	40
3.2.1	Standard SA-ADC . . . . .	40
3.2.2	Architectures to Reduce the DAC Settling Time . . . . .	41
3.2.3	Optimum Number of Conversion Steps . . . . .	49
3.2.4	Look-ahead Logic . . . . .	53
3.2.5	Comparator . . . . .	54
3.3	Efficiency of SA-ADC Versus Pipeline ADC . . . . .	57
3.3.1	SA-ADC . . . . .	59
3.3.2	Pipeline Converter . . . . .	63
3.3.3	Comparison and Conclusions on Power Efficiency . . . . .	67
3.4	Summary and Conclusions . . . . .	68
<b>4</b>	<b>Implementation of a High-speed Time-interleaved ADC . . . . .</b>	<b>71</b>
4.1	Introduction . . . . .	71
4.2	Clock Generation . . . . .	72
4.2.1	Clock Buffer . . . . .	73
4.2.2	CML Clock-phase Generator . . . . .	75
4.2.3	CML to CMOS Conversion Circuit . . . . .	77
4.3	Track and Hold . . . . .	78
4.3.1	Bootstrapping of the Sample-switch . . . . .	78
4.3.2	Implementation . . . . .	84
4.3.3	Low-skew Switch-driver . . . . .	85
4.3.4	Clock Generation for the T&H . . . . .	88
4.3.5	Buffer . . . . .	90
4.4	Sub-ADC . . . . .	91
4.4.1	Channel Timing . . . . .	93
4.4.2	SA-ADC . . . . .	94
4.4.3	DAC of the Sub-ADC . . . . .	105
4.4.4	Interstage Amplifier . . . . .	108
4.4.5	Re-sampler . . . . .	111
4.5	Calibration . . . . .	113
4.5.1	Offset Calibration . . . . .	114
4.5.2	Gain Calibration . . . . .	114
4.6	Layout . . . . .	116
4.7	Measurements . . . . .	117
4.7.1	Measurement Setup . . . . .	117
4.7.2	Measurement Results . . . . .	119
4.8	Improved Design . . . . .	122
4.8.1	Measurement Results of the Improved Design . . . . .	122
4.9	Conclusions . . . . .	124
<b>5</b>	<b>Summary and Conclusions . . . . .</b>	<b>125</b>
5.1	Summary . . . . .	125
5.2	Conclusions . . . . .	127

Contents	xi
5.3 Original Contributions . . . . .	128
5.4 Recommendations for Future Research . . . . .	129
<b>Bibliography . . . . .</b>	<b>131</b>
<b>Index . . . . .</b>	<b>135</b>



<http://www.springer.com/978-90-481-9715-6>

Time-interleaved Analog-to-Digital Converters

Louwsma, S.; van Tuijl, E.D.; Nauta, B.

2011, XVI, 136 p., Hardcover

ISBN: 978-90-481-9715-6