

Contents

1	Introduction	1
1.1	Application Field	2
1.1.1	One-Way Link	3
1.1.2	Two-Way Link	3
1.2	System Requirements	4
1.2.1	One-Way Link	5
1.2.2	Two-Way Link	6
1.3	Energy Scavenging Techniques	7
1.3.1	Super-capacitor Size Estimation	9
1.3.2	Battery Size Estimation	10
1.4	General Wireless Node Requirements	10
1.4.1	Link Robustness	10
1.4.2	Data Rate	11
1.4.3	Range and Sensitivity	11
1.4.4	Turn-on and Synchronization Time	13
1.4.5	Technology Comparison and Trade-offs	13
1.5	State of the Art	14
1.5.1	Research in Industries	14
1.5.2	Research in Universities	15
1.6	The Objectives of This Book	16
1.7	Outline of the Book	17
2	System-Level and Architectural Trade-offs	19
2.1	Modulation Schemes for Ultra-low Power Wireless Nodes	19
2.1.1	Impulse Radio Transceivers	20
2.1.2	Back-scattering for RFID Applications	21
2.1.3	Sub-sampling	21
2.1.4	Super-regenerative	22
2.1.5	Spread-Spectrum Systems	22
2.2	Optimal Data-Rate	31
2.2.1	Constant Duty-Cycle	33
2.2.2	Constant Time Between Two Consecutive Transmissions	34

2.3	Transmitter Architectures	36
2.3.1	Direct Conversion	36
2.3.2	Two-Step Conversion	37
2.3.3	Offset PLL	38
2.4	Receiver Architectures	39
2.4.1	Zero-IF	39
2.4.2	Super-heterodyne	40
2.4.3	Low-IF	41
2.5	Conclusions	42
3	FHSS Systems: State-of-the-Art and Power Trade-offs	45
3.1	Synchronization	45
3.1.1	Stepped Serial Search	47
3.1.2	Matched Filter Acquisition	48
3.1.3	Two-Level Acquisition	49
3.1.4	Acquisition Methods Comparison	49
3.2	State-of-the-Art FHSS Systems	51
3.3	FH Synthesizer Architectures	54
3.4	Specifications for Ultra-low-power Frequency-Hopping Synthesizers	55
3.4.1	PLL Based	56
3.4.2	DDFS Based	58
3.5	PLL Power Estimation Model	62
3.5.1	VCO	62
3.5.2	Loop Filter	64
3.5.3	Charge Pump	64
3.5.4	PFD and Frequency Divider	65
3.5.5	Complete PLL Power Model	65
3.6	DDFS Power Estimation Model	70
3.6.1	DDFS Specifications for Frequency-Hopping Synthesizers	70
3.6.2	AA-filter Power Consumption	73
3.6.3	Phase Accumulator and ROM Power Consumption Estimation	75
3.6.4	DAC Power Consumption Estimation	78
3.6.5	Power Dissipation of the Whole DDFS	85
3.7	Summarizing Discussion	88
3.8	Conclusions	90
4	A One-Way Link Transceiver Design	93
4.1	General Guidelines for Transmitter Design	93
4.2	Transmitter Architecture	94
4.2.1	Concepts and Block Diagrams	96
4.2.2	Frequency Planning and Pre-distortion	99
4.2.3	Transmitter Specifications	106
4.2.4	Oscillator-Divider Based Architecture	111
4.2.5	Power-VCO Based Architecture	130

4.3	Receiver Architecture	133
4.3.1	RX-TX Center Frequency Alignment Algorithm	134
4.3.2	Residual Frequency Error after Pre-distortion	143
4.4	Implementation and Experimental Results	151
4.4.1	TX Node Implementation	151
4.4.2	RG Implementation	159
4.4.3	Measurement Results	159
4.4.4	Benchmarking	164
4.5	Conclusions	164
5	A Two-Way Link Transceiver Design	167
5.1	Transmitter Design General Guidelines	168
5.2	Transmitter Architecture	169
5.3	Synthesizer Design	170
5.3.1	Baseband Frequency Hopping Synthesizer Specifications	171
5.3.2	Baseband Frequency-Hopping Synthesizer Architecture	172
5.3.3	Baseband Frequency Hopping Synthesizer Implementation	179
5.4	Generation of a 288-MHz Reference Clock	189
5.5	Receiver Design at System Level	191
5.5.1	Receiver Link Budget Analysis	192
5.5.2	Receiver Building Blocks State-of-the-Art	202
5.6	Simulation and Experimental Results	207
5.6.1	Baseband Synthesizer Without the LP-notch Filter	208
5.6.2	Stand Alone Tunable LP-notch Filter	211
5.6.3	Complete Frequency Hopping Baseband Synthesizer	212
5.6.4	Benchmarking	214
5.7	Conclusions	217
6	Summary and Conclusions	219
	Appendix Walsh Based Harmonic Rejection Sensitivity Analysis	223
	References	227
	Index	233

Architectures and Synthesizers for Ultra-low Power Fast
Frequency-Hopping WSN Radios

Lopelli, E.; van der Tang, J.; van Roermund, A.H.M.

2011, XII, 236 p., Hardcover

ISBN: 978-94-007-0182-3