

Contents

| | | |
|----------------|---|-----------|
| Part I | Introduction and Basics | 1 |
| 1 | Introduction | 3 |
| 1.1 | Modern Micro-electronics and Flexibility | 3 |
| 1.2 | Aims of the Book | 5 |
| 1.3 | Scope of the Book | 6 |
| 1.4 | Scientific Approach | 6 |
| 1.5 | Outline of the Book | 7 |
| 2 | Basics of Digital-to-Analog Conversion | 11 |
| 2.1 | Introduction | 11 |
| 2.2 | Functionality and Specifications | 12 |
| 2.2.1 | Static Characterization | 12 |
| 2.2.2 | Dynamic Characterization | 15 |
| 2.3 | DAC Resources | 16 |
| 2.4 | Segmentation of DAC Analog Resources | 18 |
| 2.4.1 | Binary Algorithmic Segmentation | 19 |
| 2.4.2 | Sub-binary Radix Algorithmic Segmentation | 20 |
| 2.4.3 | Unary Algorithmic Segmentation | 21 |
| 2.4.4 | Binary LSB and Unary MSB Algorithmic Segmentation | 22 |
| 2.5 | DAC Implementations | 23 |
| 2.6 | Current-Steering DAC Architecture | 25 |
| 2.7 | Modern Current-Steering DAC Challenges | 26 |
| 2.8 | Summary | 29 |
| Part II | State-of-the-Art Correction Methods | 31 |
| 3 | Error Correction by Design | 33 |
| 3.1 | Introduction | 33 |
| 3.2 | Return-to-Zero Output | 34 |
| 3.3 | Differential-Quad Switching | 36 |
| 3.4 | Cascode Switches with Offset Current | 37 |

| | | |
|-----------------|---|-----------|
| 3.5 | Input Data Reshuffling Methods (DEM) | 38 |
| 3.6 | Discussion | 41 |
| 3.7 | Conclusions | 41 |
| 4 | Smart Self-Correcting D/A Converters | 43 |
| 4.1 | Introduction | 43 |
| 4.2 | Self-Calibration of DAC Current Cells | 44 |
| 4.2.1 | Amplitude Errors Self-Calibration | 45 |
| 4.2.2 | Timing Errors Self-Calibration | 46 |
| 4.2.3 | Discussion | 47 |
| 4.3 | Mapping | 47 |
| 4.3.1 | Low Level Maps for DAC Unary Current Cells | 48 |
| 4.3.2 | Low-Level Maps for Sub-binary Radix DACs | 51 |
| 4.4 | Digital Pre-distortion | 53 |
| 4.5 | Discussion | 54 |
| 4.6 | Conclusions | 55 |
| Part III | New Modeling, Analysis, and Classification | 57 |
| 5 | Error Modeling for DAC Correction, a Broad View | 59 |
| 5.1 | Introduction | 59 |
| 5.2 | A Model of the Step Response of a Current Cell | 61 |
| 5.3 | Transistor Mismatch Caused Errors | 62 |
| 5.4 | Digital-Switching Errors | 66 |
| 5.5 | Discussion | 68 |
| 5.6 | Conclusions | 70 |
| 6 | Brownian Bridge Based Analysis and Modeling of DAC Linearity, an In-depth View | 71 |
| 6.1 | Introduction | 71 |
| 6.2 | New Statistical Analysis of the DAC Static Non-linearity Based on Brownian Bridge | 73 |
| 6.2.1 | Unary DAC | 74 |
| 6.2.2 | Binary DAC | 78 |
| 6.3 | Discussion | 81 |
| 6.4 | Conclusions | 83 |
| 7 | Classification of Error Correction Methods, a Broad View | 85 |
| 7.1 | Introduction | 85 |
| 7.2 | Selected Set of DAC Correction Methods and Definitions | 86 |
| 7.3 | Error Measurement Category | 88 |
| 7.4 | Redundancy Category | 91 |
| 7.5 | System Level Category | 92 |
| 7.6 | Discussion | 93 |
| 7.7 | Conclusion | 94 |

| | |
|---|----------------|
| 8 Analysis of Self-Calibration of Currents, an In-depth View | 95 |
| 8.1 Introduction | 95 |
| 8.2 DAC Currents Self-Calibration Classification | 96 |
| 8.3 Self-Measurement | 98 |
| 8.3.1 Measurement Probes | 98 |
| 8.3.2 Reference | 104 |
| 8.3.3 Measurement Device | 105 |
| 8.4 Algorithm | 113 |
| 8.4.1 Unary-Currents Calibration | 113 |
| 8.4.2 New Binary-Currents Calibration in a Unary Way | 116 |
| 8.4.3 New True Binary-Currents Calibration | 117 |
| 8.5 Self-Correction | 121 |
| 8.5.1 Self-Correction Method | 121 |
| 8.5.2 Correction Circuits | 123 |
| 8.5.3 Correction Memory | 125 |
| 8.6 Conclusions | 126 |
| Part IV New Concepts and Methods | 129 |
| 9 New Redundant Segmentation Concept | 131 |
| 9.1 Introduction | 131 |
| 9.2 Abstraction Levels of Segmentation | 134 |
| 9.3 New Redundant Segmentation | 136 |
| 9.4 Discussion | 139 |
| 9.5 Conclusion | 140 |
| 10 New Methods for Self-Calibration of Currents | 141 |
| 10.1 Introduction | 141 |
| 10.2 Self-Calibration of Unary Currents | 142 |
| 10.2.1 New Calibration Method | 142 |
| 10.2.2 Conclusions | 148 |
| 10.3 A Calibration Method for Generic Current-Steering D/A Converters with Optimal Area Solution | 148 |
| 10.3.1 New Self-Calibrating Current Cell for a Generic DAC Architecture | 149 |
| 10.3.2 Area Driven Optimum of the Level of Calibration | 150 |
| 10.3.3 Discussion | 152 |
| 10.3.4 Conclusions | 153 |
| 10.4 A Calibration Method for Binary Signal Current Sources | 153 |
| 10.4.1 Calibration of Scaled Currents | 154 |
| 10.4.2 Conclusions | 157 |
| 10.5 Discussion | 157 |
| 10.6 Conclusions | 157 |

| | | |
|---------------|---|-----|
| 11 | New Redundant Decoder Concept | 159 |
| 11.1 | Introduction | 159 |
| 11.2 | Conventional Row–Column Decoder | 160 |
| 11.3 | New Decoder with Redundancy | 161 |
| 11.4 | Simulation Results | 164 |
| 11.5 | Discussion | 166 |
| 11.6 | Conclusions | 168 |
| 12 | New High-Level Mapping Concept | 169 |
| 12.1 | Introduction | 169 |
| 12.2 | Conceptual Idea | 170 |
| 12.3 | Illustrative Measurement and Simulation Results for Amplitude Errors Mapping | 172 |
| 12.4 | Limitations and Discussion | 174 |
| 12.5 | Conclusions | 175 |
| 13 | New Harmonic-Distortion-Suppression Method | 177 |
| 13.1 | Introduction | 177 |
| 13.2 | Theoretical Background | 178 |
| 13.3 | Application Area | 180 |
| 13.3.1 | Phase-Shifters | 180 |
| 13.3.2 | Parallel Sub-DACs | 182 |
| 13.3.3 | Candidate Applications | 182 |
| 13.4 | Limitations and Discussion | 182 |
| 13.5 | Conclusions | 183 |
| 14 | Flexible Digital-to-Analog Converters Concept | 185 |
| 14.1 | Introduction | 185 |
| 14.2 | Flexible DAC Platform | 186 |
| 14.3 | Definitions of Flexibility | 187 |
| 14.3.1 | Hardware Flexibility: Configurability | 188 |
| 14.3.2 | Flexible Op-Modes (Software Flexibility): Programmability | 190 |
| 14.4 | Operation Modes | 191 |
| 14.4.1 | General Flexibility | 193 |
| 14.4.2 | Special Op-Modes with DAC Correction Methods | 204 |
| 14.5 | The “Missing Code Problem” | 208 |
| 14.6 | Conclusions | 209 |
| Part V | Design Examples | 211 |
| 15 | A Redundant Binary-to-Thermometer Decoder Design | 213 |
| 15.1 | Introduction | 213 |
| 15.2 | Design Example | 215 |
| 15.3 | Measurement Results and Discussion | 217 |
| 15.4 | Conclusions | 220 |

| | | |
|-----------|--|-----|
| 16 | Two Self-Calibrating DAC Designs | 221 |
| 16.1 | Introduction | 221 |
| 16.2 | Unary Currents Self-Calibration in a 250 nm DAC | 222 |
| 16.2.1 | Design | 223 |
| 16.2.2 | Measurements | 225 |
| 16.2.3 | Temperature Effects | 230 |
| 16.3 | Both Unary and Binary Currents Self-Calibration in a 180 nm DAC | 231 |
| 16.3.1 | Design | 233 |
| 16.3.2 | Measurements | 236 |
| 16.4 | Comparison with State-of-the-Art DAC Publications | 241 |
| 16.5 | Conclusions | 242 |
| 17 | A Functional-Segmentation DAC Design Using Harmonic Distortion Suppression Method | 247 |
| 17.1 | Introduction | 247 |
| 17.2 | Test Set-up Design | 248 |
| 17.3 | Parallel Virtual DACs | 249 |
| 17.4 | Parallel Real Sub-DACs | 253 |
| 17.5 | OFDM (Multi-tone) System Application | 255 |
| 17.6 | Conclusions | 256 |
| 18 | A 14 Bit Quad Core Flexible 180 nm DAC Platform | 259 |
| 18.1 | Introduction | 259 |
| 18.2 | Design | 260 |
| 18.3 | Measurements | 262 |
| 18.4 | Conclusions | 267 |
| 19 | A 16 bit 16-core Flexible 40 nm DAC Platform | 269 |
| 19.1 | Introduction | 269 |
| 19.2 | Flexible DAC Platform Based on 16 Core Units | 270 |
| 19.3 | Measurements | 273 |
| 19.3.1 | The 12-bit sub-DAC Performance | 273 |
| 19.3.2 | The High Resolution Flexible DAC Performance | 280 |
| 19.4 | Conclusions | 289 |
| | Summary | 291 |
| | Conclusion | 295 |
| | Appendix | 297 |
| | References | 305 |

Smart and Flexible Digital-to-Analog Converters

Radulov, G.; Quinn, P.; Hegt, H.; van Roermund, A.H.M.

2011, XIV, 310 p., Hardcover

ISBN: 978-94-007-0346-9