

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Advanced, Multi-standard Cellular and Connectivity Terminals for the Mass Market . . . . .	2
1.1.1	Complexity: Mobile Phone Trends, Its Impact on the Transceiver and the Quest for Integration . . . . .	3
1.1.2	Transistor Scaling: VLSI and Moore . . . . .	7
1.1.3	Smarter Circuits: $\Sigma\Delta$ Modulators for Mobile Applications .	9
1.2	Book Aims . . . . .	10
1.3	Book Scope . . . . .	11
1.4	Outline . . . . .	11
<b>2</b>	<b>System Quality Indicators</b>	<b>13</b>
2.1	The System Function and Its In- and Outputs . . . . .	14
2.2	System Quality . . . . .	15
2.2.1	Accuracy . . . . .	16
2.2.2	Robustness to Secondary Inputs . . . . .	16
2.2.3	Flexibility . . . . .	16
2.2.4	Efficiency . . . . .	17
2.2.5	Emission of Secondary Outputs . . . . .	17
2.3	The Digital Revolution . . . . .	18
2.3.1	The Analog-Digital Interface . . . . .	19
2.3.2	Digital Systems and the Quality Indicators . . . . .	20
2.4	Conclusions . . . . .	23
<b>3</b>	<b>Integrated Receiver Architectures for Cellular and Connectivity</b>	<b>27</b>
3.1	Wireless Receiver Architectures for Digital Communication . . . .	27
3.2	Receiver Architecture and the Quality Indicators . . . . .	30
3.3	Conclusions . . . . .	31

<b>4</b>	<b>Specifications for A/D Converters in Cellular and Connectivity Receivers</b>	<b>33</b>
4.1	IF Choice . . . . .	34
4.1.1	Image Rejection . . . . .	34
4.1.2	Zero IF Architecture . . . . .	35
4.1.3	Near Zero and High IF Architecture . . . . .	37
4.1.4	IF Assessment . . . . .	38
4.1.5	DC Offset and 1/f Noise . . . . .	38
4.1.6	RF Front-End and ADC 1/f-Thermal Noise Corner Frequency . . . . .	41
4.2	Top-End of the ADC DR . . . . .	45
4.2.1	Signal Levels, Selectivity, and Maximum ADC Input Signal . . . . .	46
4.2.2	Crest Factor . . . . .	48
4.3	Receiver Gain . . . . .	49
4.3.1	Narrow vs. Broad Band AGC . . . . .	50
4.4	Bottom-End of the ADC DR . . . . .	50
4.4.1	Receiver SNR Requirement . . . . .	50
4.4.2	Receiver Noise Figure and ADC Noise Floor . . . . .	51
4.5	DR of the ADC . . . . .	53
4.5.1	DR of a Quadrature ADC . . . . .	53
4.6	RF Front-End and ADC Linearity Requirements . . . . .	54
4.6.1	Second and Third Order Harmonic Distortion . . . . .	54
4.6.2	Second and Third Order Intermodulation and IP2 and IP3 . . . . .	55
4.6.3	Third Order Cross-Modulation . . . . .	58
4.6.4	Distortion in a Quadrature ADC . . . . .	59
4.7	Example Receiver Partitioning: Receiver for a GSM Mobile Phone . . . . .	61
4.7.1	IF Choice and Image Rejection . . . . .	62
4.7.2	Top-End of the ADC Dynamic Range . . . . .	63
4.7.3	Receiver Sensitivity Requirement and the Bottom-End of the ADC Dynamic Range . . . . .	65
4.7.4	Receiver Linearity Requirement and ADC Linearity . . . . .	66
4.8	ADC Requirements, the System Quality Indicators and $\Sigma\Delta$ Modulators as the ADC Architecture . . . . .	67
4.9	Conclusions . . . . .	70
<b>5</b>	<b><math>\Sigma\Delta</math> Modulator Algorithmic Accuracy</b>	<b>71</b>
5.1	$\Sigma\Delta$ Modulators with 1-bit Quantizer and 1-bit DAC . . . . .	73
5.2	$\Sigma\Delta$ Modulators with $b$ -bit Quantizer and $b$ -bit DAC . . . . .	78
5.3	$\Sigma\Delta$ Modulators with 1.5-bit Quantizer and DAC . . . . .	79
5.4	$\Sigma\Delta$ Modulators with Multiple Quantizers and 1-bit DAC . . . . .	80

5.5	$\Sigma\Delta$ Modulators with Additive Error-Feedback Loops . . . . .	82
5.6	Cascaded $\Sigma\Delta$ Modulators . . . . .	87
5.7	Conclusions . . . . .	88
<b>6</b>	<b><math>\Sigma\Delta</math> Modulator Robustness</b>	<b>91</b>
6.1	Portable, Technology Robust Analog IP and Time-to-Market . . . . .	92
6.1.1	Technology Scaling and Its Impact on Analog Design Parameters . . . . .	93
6.1.2	A Design Methodology to Increase the Portability of Analog IP . . . . .	94
6.2	Continuous Time vs. Discrete Time Loop Filter . . . . .	97
6.3	Feed-Forward vs. Feedback Loop Filter . . . . .	99
6.4	Gain Accuracy . . . . .	101
6.4.1	$\Sigma\Delta$ Modulator with 1-bit Quantizer and 1-bit DAC . . . . .	101
6.4.2	$\Sigma\Delta$ Modulator with $b$ -bit Quantizer and $b$ -bit DAC . . . . .	101
6.4.3	$\Sigma\Delta$ Modulator with Multiple Quantizers and 1-bit DAC . . . . .	101
6.4.4	$\Sigma\Delta$ Modulator with Additive Error Feedback Loops . . . . .	102
6.4.5	Cascaded $\Sigma\Delta$ Modulators . . . . .	104
6.5	Circuit Noise of the Modulator's Input Stage and DAC . . . . .	105
6.5.1	RC Integrator Input Stage and SI Feedback DAC . . . . .	105
6.5.2	RC Integrator Input Stage and SR Feedback DAC . . . . .	106
6.5.3	RC Integrator Input Stage and SC Feedback DAC . . . . .	106
6.5.4	Impact of Supply Voltage on the Circuit Noise Requirements . . . . .	107
6.6	Non-linearity . . . . .	108
6.6.1	Non-linearity in the Input Stage . . . . .	108
6.6.2	Non-linearity in the Quantizer Decision Levels . . . . .	111
6.6.3	Inter-Symbol-Interference in the Feedback DAC . . . . .	112
6.6.4	Non-linearity in the Output Levels of the Feedback DAC . . . . .	113
6.7	Aliasing in $\Sigma\Delta$ Modulators . . . . .	116
6.7.1	Aliasing in the Quantizer . . . . .	116
6.7.2	$\Sigma\Delta$ Modulator with an SI Feedback DAC . . . . .	117
6.7.3	$\Sigma\Delta$ Modulator with an SR Feedback DAC . . . . .	120
6.7.4	$\Sigma\Delta$ Modulator with an SC Feedback DAC . . . . .	122
6.8	Excess Loop Delay . . . . .	127
6.8.1	Excess Time Delay Compensation . . . . .	128
6.8.2	Excess Phase Compensation . . . . .	129
6.8.3	DAC Feedback Pulse Shape and Delay . . . . .	131
6.9	Clock Jitter in CT $\Sigma\Delta$ Modulators . . . . .	132
6.9.1	The TAJE Model . . . . .	133

6.9.2	The TPJE Model: Sine Wave Induced Jitter . . . . .	139
6.9.3	The TPJE Model: Substitution of White Noise Jitter in the Sine Wave Induced Jitter Model . . . . .	151
6.9.4	The TPJE Model: SI Versus SC Feedback DAC . . . . .	161
6.9.5	The TPJE Model: An Application Driven Choice Between SI Versus SC Feedback DAC . . . . .	162
6.10	Conclusions . . . . .	169
<b>7</b>	<b><math>\Sigma\Delta</math> Modulator Flexibility</b>	<b>175</b>
7.1	Receiver Dictated Flexibility Requirements . . . . .	175
7.2	$\Sigma\Delta$ Modulator Clock Flexibility . . . . .	177
7.2.1	Receiver Architecture with LO-Dependent ADC Clock . . .	178
7.2.2	Receiver Architecture with a Flexible and Independent Clock for the ADC . . . . .	179
7.2.3	Receiver Architecture with Fixed, Independent ADC Clock	180
7.2.4	Choice of Clock Strategy . . . . .	182
7.3	Input Stage and DAC Flexibility . . . . .	183
7.4	Loop-Filter Flexibility . . . . .	183
7.5	Quantizer Flexibility . . . . .	185
7.6	Conclusions . . . . .	186
<b>8</b>	<b><math>\Sigma\Delta</math> Modulator Efficiency</b>	<b>189</b>
8.1	Power Efficiency FOM: $FOM_{DR}$ . . . . .	191
8.1.1	Benchmarking with $FOM_{DR}$ . . . . .	193
8.2	Power Efficiency FOM: $FOM_{eq,th}$ . . . . .	194
8.2.1	Benchmarking with $FOM_{eq,th}$ . . . . .	197
8.3	Distortion FOM: $FOM_{HD3D}$ . . . . .	200
8.3.1	Benchmarking with $FOM_{HD3D}$ . . . . .	202
8.4	Area FOM: $FOM_{area}$ . . . . .	205
8.4.1	Benchmarking with $FOM_{area}$ . . . . .	209
8.5	Conclusions . . . . .	211
<b>9</b>	<b><math>\Sigma\Delta</math> Modulator Implementations and the Quality Indicators</b>	<b>213</b>
9.1	Digitization at System/Application Level: $\Sigma\Delta$ Modulators for Highly Digitized Receivers . . . . .	214
9.1.1	A 1.5-bit $\Sigma\Delta$ Modulator for UMTS . . . . .	215
9.1.2	A Triple-Mode $\Sigma\Delta$ Modulator for GSM-EDGE, CDMA2000 and UMTS . . . . .	222
9.1.3	An Extremely Scalable $\Sigma\Delta$ Modulator for Cellular and Wireless Applications . . . . .	232

9.1.4	Multi-mode Modulator Clock Strategy . . . . .	238
9.2	Digitization at Analog IP Architecture Level: A Hybrid, Inverter-Based $\Sigma\Delta$ Modulator . . . . .	240
9.2.1	$\Sigma\Delta$ Modulator Architecture . . . . .	241
9.2.2	Circuit Design . . . . .	242
9.2.3	Experimental Results . . . . .	245
9.2.4	Conclusions . . . . .	248
9.3	Digitization at Circuit and Layout Level: Technology Portable $\Sigma\Delta$ Modulators . . . . .	249
9.3.1	$\Sigma\Delta$ Modulator Architecture . . . . .	250
9.3.2	Circuit Design and Layout . . . . .	251
9.3.3	Conclusions . . . . .	256
9.4	Implementations Judged on the FOMs and Quality Indicators . . .	257
9.5	Conclusions . . . . .	260
<b>10</b>	<b>Conclusions</b>	<b>263</b>
<b>A</b>	<b>Harmonic and Intermodulation Distortion in an I&amp;Q System</b>	<b>265</b>
A.1	Double Sided Spectrum of Second and Third Order Distortion of a Complex Signal . . . . .	265
A.2	Double Sided Spectrum of Second and Third Order Distortion in a Complex System . . . . .	266
<b>B</b>	<b>Distortion of a Differential Input Transistor Pair Biased in Weak Inversion</b>	<b>269</b>
<b>C</b>	<b>Fourier Series Expansion and Return-to-Zero</b>	<b>271</b>
<b>D</b>	<b>Clock Jitter in an I&amp;Q System According to the TPJE Clock Jitter Model</b>	<b>273</b>
	<b>References</b>	<b>275</b>
	<b>Index</b>	<b>289</b>

Robust Sigma Delta Converters  
And Their Application in Low-Power Highly-Digitized  
Flexible Receivers

van Veldhoven, R.H.M.; van Roermund, A.H.M.

2011, XXIV, 296 p., Hardcover

ISBN: 978-94-007-0643-9