

Contents

1	Introduction	1
1.1	The Linear Scaling	4
1.2	The Latest Milestones	6
1.2.1	Fabrication Technology	6
1.2.2	Device Design	8
1.2.3	System Design	11
1.2.4	Design Tools	12
1.3	Emerging Technologies	13
1.3.1	Selecting Emerging Technologies	14
1.3.2	CMOS Extensions	14
1.3.3	Novel Information Processing Technologies	16
1.4	Regular Architectures and Fabrics	18
1.4.1	The Need for Regularity	19
1.4.2	CMOS Many-Core Architectures	20
1.4.3	Via Patterned Gate Arrays	21
1.4.4	Crossbar Architecture	21
1.4.5	NanoPLA	22
1.4.6	CMOS/Molecular Hybrid Systems	23
1.5	Challenges of Regular Emerging Architectures	24
1.5.1	SiNW Technology	24
1.5.2	CNT Technology	26
1.6	Organization of the Book	27
	References	28
2	Fabrication of Nanowire Crossbars	33
2.1	Nanowire Fabrication Techniques	34
2.1.1	Bottom-up Techniques	34
2.1.2	Top-Down Techniques	37
2.2	Crossbar Technologies	41
2.2.1	Fluid-Directed Assembly	41
2.2.2	Electric-Field-Assisted Assembly	42

2.2.3	Nanomold-Based Nanowire Crossbars	42
2.2.4	Crossbar Switches	43
2.2.5	Comparison Between Crossbar Technologies	43
2.3	Fabrication Facilities at EPFL	44
2.3.1	Photolithography	45
2.3.2	Etching	46
2.3.3	Thin Films	47
2.3.4	Wafer Cleaning	48
2.3.5	Process Control	48
2.4	Process Flow	49
2.5	Process Optimization	52
2.5.1	Etch of Sacrificial Layers	52
2.5.2	Spacer Definition	55
2.5.3	Gate Stack	57
2.6	Device Characterization	58
2.6.1	Structural Characterization	58
2.6.2	Electrical Characterization	61
2.7	Potential Applications	65
2.7.1	Crossbar Structures	65
2.7.2	Single Poly-Si Nanowire Memory	65
2.7.3	Memristors	66
2.7.4	Nanowire Decoders	67
2.8	Discussions	68
2.9	Chapter Contributions and Summary	69
	References	70
3	Decoder Logic Design	75
3.1	Crossbar Architecture	76
3.2	Decoder and Encoding Types	77
3.2.1	Decoder Design and Fabrication	78
3.2.2	Encoding Schemes	80
3.3	Multi-Valued Logic Encoding	80
3.3.1	Circuit Design with Multi-Valued Logic	81
3.3.2	Semantic of Multi-Valued Logic Addressing	81
3.3.3	Code Construction	84
3.3.4	Defect Models	86
3.3.5	Errors in the k-Hot Code Space	90
3.3.6	Errors in the NRC Space	98
3.3.7	Assumptions of the Simulations	104
3.3.8	Simulations of the Addressable Code Space	106
3.3.9	Simulations of the Effective Memory Area	109
3.4	The MSPT Decoder	113
3.4.1	Design of the Decoder	113
3.4.2	Problem Formulation of MSPT-Based Nanowire Decoder	114

3.4.3	Optimizing Nanowire Codes.	117
3.4.4	Simulations of the Decoder	119
3.5	Discussions.	123
3.6	Chapter Contributions and Summary	125
	References	125
4	Decoder Test	129
4.1	Necessity of Testing Crossbar Circuits.	130
4.1.1	Operation of Crossbar Memories.	130
4.1.2	Testing Complexity.	131
4.2	Testing Crossbar Circuits	132
4.2.1	Test Method.	132
4.2.2	Test Requirements.	134
4.3	Perturbative Current Model.	136
4.4	Stochastic Current Model	138
4.4.1	Components of the Sensed Signal	139
4.4.2	Distribution of the Useful Signal	139
4.4.3	Distribution of the Defect-Induced Noise.	140
4.4.4	Distribution of the Intrinsic Noise.	142
4.4.5	Model of the Test Requirements.	142
4.5	Model Implementation	143
4.6	Simulation Results.	146
4.6.1	General Signal Variation	147
4.6.2	Optimization of the Thresholder Parameters.	147
4.6.3	Analysis of Test Quality	149
4.6.4	Exploration of Linearization Error	150
4.7	Discussions.	152
4.8	Chapter Contributions and Summary	153
	References	154
5	Logic Design with Ambipolar Devices.	155
5.1	Logic Circuits with Carbon Nanotubes.	156
5.2	Ambipolar CNTFETs.	157
5.3	Dynamic Logic with Ambipolar CNTFETs.	160
5.4	Static Logic with Ambipolar CNTFETs	161
5.4.1	Transmission-Gate Static Logic Family	162
5.4.2	Alternate CNTFET Families.	165
5.5	Multi-Level Logic Synthesis with Static CNTFET Gates	166
5.5.1	Transmission-Gate Static Design.	166
5.5.2	Design of Alternative CNTFET Families	167
5.5.3	Library Characterization	167
5.5.4	Logic Synthesis Results	168
5.6	Design of Regular Fabrics	174
5.6.1	Dynamic PLA Architecture	174
5.6.2	Static Regular Fabrics	177

5.7	Dicussions	179
5.8	Chapter Contributions and Summary	180
	References	181
6	Conclusions and Future Work	185
6.1	Book Summary and Contributions	185
6.2	Future Work	187
	Index	189

Regular Nanofabrics in Emerging Technologies
Design and Fabrication Methods for Nanoscale Digital
Circuits

Ben Jamaa, M.H.

2011, XX, 192 p., Hardcover

ISBN: 978-94-007-0649-1