

Contents

1	Introduction	1
1.1	Embedded Systems Design	1
1.2	DFCharts	4
1.3	Book Organization	5
2	Models of Computation and Languages	7
2.1	Finite State Machine	7
2.2	Kahn Process Networks	9
2.3	Synchronous Dataflow	12
2.4	Synchronous/Reactive Model	13
2.5	Discrete Event Model	14
2.6	Communicating Sequential Processes	16
2.7	Petri Nets	20
2.8	Statecharts/Stateate	24
2.9	Argos	28
2.10	Esterel	29
2.11	Lustre and Signal	33
2.12	SystemC	34
2.13	Ptolemy	37
3	Specification in DFCharts	43
3.1	Introduction to DFCharts	43
3.1.1	Operators	43
3.1.2	Transition Priorities	46
3.1.3	Variables	47
3.1.4	Data Transfer Between FSM and SDF	49
3.2	Case Study: Frequency Relay	50
3.2.1	Peak Detection	51
3.2.2	Frequency and Rate of Change Calculations	52
3.2.3	Switch Control	53
3.2.4	Threshold Modification	54

3.3	DDFCharts	55
3.4	Frequency Relay Extension.....	57
4	Semantics of DFCharts	61
4.1	Automata Semantics.....	62
4.1.1	FSM with Variables.....	66
4.1.2	Synchronous Parallel Operator.....	70
4.1.3	Asynchronous Parallel Operator	73
4.1.4	Hiding Operator.....	77
4.1.5	Refinement Operator	78
4.1.6	Mapping Syntax to Automata	82
4.1.7	Integrating SDF Graphs into Automata Semantics	84
4.2	TSM Semantics	86
4.2.1	Data Transfer from SDF to FSM.....	88
4.2.2	Data Transfer from FSM to SDF.....	90
4.3	The Impact of Clock Speeds	91
5	DFCharts in SystemC and Esterel	93
5.1	Analysis Based on Requirements.....	93
5.1.1	Concurrent Processes	94
5.1.2	Rendezvous Communication.....	94
5.1.3	Buffers and Firing Rules for Dataflow	95
5.1.4	HCFSM with Synchronous/Reactive Communication	96
5.1.5	Data Transformations	98
5.1.6	Multiple Processes Inside a State	99
5.1.7	Comparison Between SystemC and Esterel	100
5.2	Numerical Results	100
5.3	Feature Extensions of SystemC and Esterel.....	102
6	Java Environment for DFCharts	105
6.1	FSM Classes.....	105
6.1.1	Declaration of Reference Variables for I/O Signals, States and Variables.....	107
6.1.2	Inner Classes for Transition Inputs and Transition Outputs	107
6.1.3	Constructor Parameters	109
6.1.4	Signal and Shared Variable Connections, Initialization of Local Variables	109
6.1.5	Linking States, Transition Inputs and Transition Outputs	110
6.1.6	Local Signals, Shared Variables and Channels for Lower Level FSMs and SDFGs	110
6.1.7	Instantiation of Lower Level FSMs and SDFGs	112
6.1.8	State Refinement	113

6.2	SDFG Classes.....	113
6.2.1	Constructor Parameters	115
6.2.2	Instantiation of Actors	115
6.2.3	Actor Connections	116
6.3	Top Level Classes.....	116
6.3.1	Constructor Parameters	117
6.3.2	Instantiation of Input and Output Signals	117
6.3.3	Local Signals, Shared Variables and Channels for Top Level FSMs and SDFGs	117
6.3.4	Instantiation of Top Level FSMs and SDFGs	118
6.3.5	Top Level Refinement	118
6.4	Simulation	119
6.5	Library Classes.....	119
6.5.1	Base Classes	120
6.5.2	FSM Component Classes	121
6.5.3	FSM Communication Classes	121
6.5.4	FSM-SDF Communication Classes	122
6.5.5	Synchronization Class	122
6.6	Frequency Relay Revisited.....	123
7	Heterogeneous Reactive Architectures of Embedded Systems	125
7.1	Background and Trends	125
7.2	Architecture Framework – HETRA	127
7.3	Reactive Processors as the Elements of the Heterogeneous Architecture.....	131
7.3.1	Reactive Microprocessor – ReMIC	132
7.3.2	Power Aware ReMIC-PA	135
7.4	Example of Heterogeneous Reactive Architecture – HiDRA	137
7.4.1	An Overview of HiDRA.....	138
7.4.2	An Implementation of HiDRA.....	139
8	Implementation of DFCharts on HiDRA.....	143
8.1	DFCharts Design Methodology	143
8.1.1	Specification	145
8.1.2	FSM Compositions.....	145
8.1.3	Allocation and Partitioning	145
8.1.4	Synthesis.....	147
8.1.5	Performance Evaluation	148
8.2	Execution of DFCharts Specifications on HiDRA.....	148
8.2.1	Signals and Variables.....	148
8.2.2	FSM Thread.....	152
8.2.3	Hierarchical and Parallel Compositions	155
8.2.4	FSM Scheduler	157

8.2.5	Master Tick Handler.....	159
8.2.6	Slave Tick Handler	162
8.3	Frequency Relay Implementation	162
9	Conclusions	169
9.1	Summary and Overview.....	169
9.2	Future Research.....	171
9.2.1	DDFCharts Design Flow	171
9.2.2	Hardware Implementation	171
9.2.3	Strong Abort	172
9.2.4	Including More Expressive Dataflow Models.....	172
9.2.5	Program State	172
9.2.6	Formal Verification.....	173
9.2.7	Proof of Correctness for DFCharts Implementation	173
	References	175
	Index	181

Embedded Systems Design Based on Formal Models of
Computation

Radojevic, I.; Salcic, Z.

2011, XV, 183 p., Hardcover

ISBN: 978-94-007-1593-6