

# Contents

<b>1</b>	<b>Introduction</b>	1
1.1	Trends in Embedded System Design	2
1.1.1	Applications	2
1.1.2	Platform-Based Design	4
1.1.3	Platform Architecture	7
1.1.4	Mapping	10
1.1.5	Verification	12
1.1.6	SDRAM and Real-Time Requirements	13
1.2	Problem Statement	15
1.3	Requirements	16
1.3.1	Predictability	16
1.3.2	Abstraction	18
1.3.3	Composability	19
1.3.4	Automation	21
1.4	System Context	21
1.5	Contributions	24
1.6	Outline	25
1.7	Summary	26
<b>2</b>	<b>Proposed Solution</b>	29
2.1	Predictability	29
2.1.1	Overview of Approach	29
2.1.2	Predictable SDRAM Back-End	30
2.1.3	Predictable Arbitration	34
2.2	Abstraction	36
2.3	Composability	38
2.4	Automation	41
2.5	Summary	42
<b>3</b>	<b>SDRAM Memories and Controllers</b>	45
3.1	Introduction to SDRAM	45

3.1.1	SDRAM Architecture .....	46
3.1.2	The SDRAM Protocol .....	47
3.1.3	Timing Constraints .....	48
3.2	Formal Model .....	49
3.3	Memory Efficiency .....	50
3.3.1	Refresh Efficiency .....	51
3.3.2	Read/Write Efficiency .....	51
3.3.3	Bank Efficiency .....	52
3.3.4	Command Efficiency .....	52
3.3.5	Data Efficiency .....	52
3.3.6	Gross and Net Efficiencies .....	53
3.3.7	Memory Efficiency Trend .....	54
3.4	Memory Controllers .....	54
3.4.1	Bus and Arbiter .....	55
3.4.2	Command Generator .....	56
3.4.3	Memory Map .....	57
3.5	Summary .....	60
<b>4</b>	<b>Predictable SDRAM Back-End .....</b>	<b>63</b>
4.1	Overview of Predictable SDRAM Controller .....	63
4.1.1	Arbitration .....	64
4.1.2	Command Generator .....	64
4.1.3	Memory Map .....	65
4.2	Memory Patterns .....	65
4.2.1	Scheduling Rules .....	66
4.2.2	Pattern Descriptions .....	66
4.2.3	Pattern Set Dominance .....	68
4.3	Memory Efficiency Bound .....	70
4.3.1	Refresh Efficiency .....	70
4.3.2	Read/Write Efficiency .....	72
4.3.3	Bank and Command Efficiency .....	72
4.3.4	Data Efficiency .....	73
4.4	Latency Bound .....	75
4.5	Memory Pattern Generation .....	77
4.5.1	Design Decisions .....	78
4.5.2	Access Pattern Termination .....	81
4.5.3	Branch and Bound .....	82
4.5.4	As-Soon-As-Possible Scheduling .....	85
4.5.5	Bank Scheduling .....	87
4.5.6	Computing Auxiliary Patterns .....	88
4.6	Architecture and Synthesis .....	89
4.7	Experimental Results .....	90
4.7.1	Experimental Setup .....	91
4.7.2	Algorithm Evaluation .....	91
4.7.3	Bounding Net Bandwidth .....	99

4.7.4	Tightness of Net Bandwidth Bound .....	100
4.8	Summary .....	101
<b>5</b>	<b>Resource Arbitration .....</b>	<b>105</b>
5.1	Arbiter Requirements .....	106
5.2	Formal Model .....	106
5.2.1	Requested Service Model .....	106
5.2.2	Provided Service Model .....	108
5.3	Latency-Rate Servers .....	112
5.4	Time-Division Multiplexing .....	114
5.4.1	Overview .....	115
5.4.2	Analysis .....	116
5.5	Frame-Based Static-Priority Arbitration .....	119
5.5.1	Overview .....	119
5.5.2	Analysis .....	119
5.6	Credit-Controlled Static-Priority Arbitration .....	121
5.6.1	Overview .....	121
5.6.2	Active Period Rate Regulation .....	122
5.6.3	Analysis .....	125
5.7	Experimental Results .....	126
5.7.1	Experimental Setup .....	127
5.7.2	Evaluation of Service Guarantee .....	127
5.7.3	Latency Distributions .....	129
5.7.4	Tightness of Service Latency Bound .....	135
5.7.5	Allocation Properties .....	138
5.8	Summary .....	141
<b>6</b>	<b>Composable Resource Front-End .....</b>	<b>143</b>
6.1	Overview of Approach .....	144
6.2	Formal Model .....	146
6.3	Architecture .....	149
6.3.1	Architecture Overview .....	149
6.3.2	Atomizer .....	150
6.3.3	Delay Block .....	150
6.3.4	Data Bus .....	154
6.3.5	Synthesis Results .....	155
6.4	Experiments .....	158
6.4.1	SRAM Experiments .....	158
6.4.2	SDRAM Experiments .....	165
6.5	Summary .....	168
<b>7</b>	<b>Configuration .....</b>	<b>171</b>
7.1	Formal Model .....	171
7.2	Memory Pattern Generation .....	173
7.3	Normalization of Requirements .....	175
7.4	Arbiter Configuration .....	177

7.4.1	Bandwidth Allocation .....	178
7.4.2	Priority Assignment .....	180
7.5	Denormalization of Allocation .....	181
7.6	Requirement Verification .....	182
7.7	Experimental Results .....	184
7.8	Summary .....	186
<b>8</b>	<b>Related Work .....</b>	<b>187</b>
8.1	Resource Arbitration.....	187
8.2	SDRAM Controllers .....	189
8.3	Composable Service .....	192
<b>9</b>	<b>Conclusions and Future Work .....</b>	<b>195</b>
9.1	Conclusions .....	195
9.1.1	Predictability.....	196
9.1.2	Abstraction.....	196
9.1.3	Composability .....	197
9.1.4	Automation .....	197
9.2	Future Work .....	198
9.2.1	Reducing Power Consumption.....	198
9.2.2	Opportunities with 3D Integration .....	198
9.2.3	Improved Arbiter Configuration .....	199
9.2.4	Reconfiguration.....	200
9.2.5	Data-Flow Model of Memory Controller.....	200
<b>A</b>	<b>System XML Specification .....</b>	<b>203</b>
A.1	Architecture Specification .....	203
A.2	Use-Case Specification .....	205
<b>B</b>	<b>Glossary .....</b>	<b>207</b>
B.1	List of Abbreviations .....	207
B.2	List of Symbols .....	208
	<b>References.....</b>	<b>211</b>
	<b>Index .....</b>	<b>219</b>

Memory Controllers for Real-Time Embedded Systems

Predictable and Composable Real-Time Systems

Akesson, B.; Goossens, K.

2012, XXII, 222 p., Hardcover

ISBN: 978-1-4419-8206-3