

Contents

- 1 Introduction to VLSI Testing..... 1**
 - 1.1 Background on Defects and Fault Models 1
 - 1.1.1 Defects, Errors, and Faults 1
 - 1.1.2 Fault Models 2
 - 1.2 Fault Simulation 6
 - 1.2.1 Serial Fault Simulation 7
 - 1.2.2 Parallel Fault Simulation 7
 - 1.2.3 Deductive Fault Simulation 9
 - 1.2.4 Concurrent Fault Simulation 9
 - 1.2.5 Other Fault Simulation Algorithms 10
 - 1.3 Background on Testing 11
 - 1.3.1 Test Principle 11
 - 1.3.2 Types of Testing 11
 - 1.4 Automatic Test Pattern Generation 13
 - 1.5 Design for Testability 14
 - 1.5.1 Scan-Based Design 14
 - 1.5.2 Built-In Self-Test (BIST) 16
 - 1.6 Test Cost 17
 - References 18

- 2 Delay Test and Small-Delay Defects 21**
 - 2.1 Delay Test Challenging 21
 - 2.1.1 Process Variations Effects 22
 - 2.1.2 Crosstalk Effects 23
 - 2.1.3 Power Supply Noise Effects 26
 - 2.2 Test for Transition-Delay Faults 27
 - 2.3 Test for Path-Delay Faults 29
 - 2.4 Small-Delay Defects (SDDs) 30
 - 2.5 Prior Work on SDD Test 30
 - 2.5.1 Limitations of Commercial ATPG Tools 30
 - 2.5.2 New-Proposed Methodologies for SDD Test..... 32

2.6	Book Outline	34
	References	35
3	Long Path-Based Hybrid Method	37
3.1	Introduction	37
3.2	Pattern Grading and Selection	38
3.2.1	Path Classification and Pattern Grading	38
3.2.2	Pattern Selection	40
3.3	Experimental Results on Long Path-Based Hybrid Method	41
3.3.1	Experimental Setup	41
3.3.2	Pattern Selection Efficiency Analysis	42
3.3.3	Pattern Set Comparison	44
3.3.4	CPU Runtime Analysis	46
3.3.5	Long Path Threshold Analysis	47
3.4	Critical Fault-Based Hybrid Method	48
3.4.1	Identification of Critical Faults	48
3.4.2	Critical Fault-Based Pattern Selection	50
3.5	Experimental Results on Critical Fault-Based Hybrid Method	51
3.5.1	Experimental Benchmarks	51
3.5.2	Effectiveness in Critical Path Sensitization	51
3.5.3	CPU Runtime Comparison on TF- and CF-Based Methods	53
3.5.4	CF-Based Pattern Generation vs. Timing-Aware ATPG	55
3.5.5	Multiple Detection Analysis on Critical Faults	57
3.5.6	Trade-Off Analysis	58
3.6	Summary	59
	References	60
4	Process Variations- and Crosstalk-Aware Pattern Selection	61
4.1	Introduction	61
4.1.1	Prior Work on PV and Crosstalk	62
4.1.2	Chapter Contents and Organization	62
4.2	Analyzing Variation-Induced SDDs	63
4.2.1	Impact of Process Variations on Path Delay	63
4.2.2	Impact of Crosstalk on Path Delay	66
4.3	PV- and Crosstalk-Aware Pattern Selection	69
4.3.1	Path PDF Analysis	69
4.3.2	Pattern Selection	70
4.4	Experimental Results	72
4.4.1	Validation of Process Variations Calculation	74
4.4.2	Validation of Crosstalk Calculation	74
4.4.3	Pattern Selection Efficiency Analysis	77
4.4.4	Pattern Set Comparison	78
4.4.5	Long Path Threshold Analysis	80
4.4.6	CPU Runtime Analysis	81

4.5	Summary.....	81
	References.....	82
5	Power Supply Noise- and Crosstalk-Aware Hybrid Method.....	83
5.1	Introduction.....	83
5.1.1	Prior Work on PSN and Crosstalk	83
5.1.2	Chapter Contents and Organization.....	84
5.2	Analyzing Noise-Induced SDDs.....	85
5.2.1	Impact of PSN on Circuit Performance.....	85
5.2.2	Impact of Crosstalk on Circuit Performance	87
5.3	Pattern Grading and Selection	89
5.3.1	Sensitized Path Identification and Classification	89
5.3.2	Pattern Selection	91
5.4	Experimental Results.....	93
5.4.1	Experimental Setup.....	93
5.4.2	Validation of PSN Calculation	94
5.4.3	Validation of Crosstalk Calculation.....	96
5.4.4	Pattern Selection Efficiency Analysis.....	97
5.4.5	Pattern Set Comparison	98
5.4.6	The Impact of PSN and Crosstalk	99
5.4.7	CPU Runtime Analysis.....	101
5.5	Summary.....	103
	References.....	104
6	SDD-Based Hybrid Method	105
6.1	Introduction.....	105
6.2	Techniques for Reducing Runtime and Memory	106
6.2.1	Critical Faults Identification	106
6.2.2	Parallel Fault Simulation	107
6.2.3	Fault Merging	108
6.3	Pattern Evaluation and Selection	109
6.3.1	Pattern Evaluation	109
6.3.2	Pattern Selection	110
6.4	Experimental Results.....	111
6.4.1	Pattern Set Analysis	111
6.4.2	Comparison with LP-Based Method.....	112
6.4.3	Multiple Detection Analysis for Critical Faults	113
6.4.4	Experiments on Industry Circuits	114
6.5	Summary.....	117
	References.....	117
7	Maximizing Crosstalk Effect on Critical Paths	119
7.1	Introduction.....	119
7.1.1	Related Prior Work	120
7.1.2	Chapter Contents and Organization.....	121

7.2	Preliminary Crosstalk Analysis: Proximity and Transition Direction	122
7.2.1	Victim/Aggressor Proximity	123
7.2.2	Victim/Aggressor Transition Direction	123
7.3	Inducing Maximum Coupling Effects on Delay-Sensitive Paths	124
7.3.1	Identifying Nearby Nets	125
7.3.2	Xtalk-TDF ATPG	126
7.3.3	Virtual Test Point Insertion	127
7.3.4	Weighted-Xtalk-TDF ATPG	128
7.4	Weighted-Xtalk-TDF ATPG Framework	130
7.5	Experimental Results and Analysis	132
7.5.1	Framework Run-Time	134
7.5.2	Targeting Multiple Delay-Sensitive Paths	135
7.6	Summary	136
	References	137
8	Maximizing Power Supply Noise on Critical Paths	139
8.1	Introduction	139
8.2	Supply Voltage Noise Induced Delay Analysis	141
8.2.1	Localized Voltage Drop Analysis	142
8.2.2	Voltage Drop Effects on Path Delay	144
8.3	Pattern Generation	145
8.3.1	Cell Identification	146
8.3.2	Virtual Test Points Insertion	146
8.3.3	PDF-Constrained TDF ATPG	147
8.4	Experimental Results	148
8.5	Summary	152
	References	152
9	Faster-Than-At-Speed Test	153
9.1	Introduction	153
9.1.1	Chapter Contents and Organization	155
9.2	Design Implementation	156
9.3	Test Pattern Delay Analysis	157
9.3.1	Dynamic IR-Drop Analysis at Functional Speed	158
9.3.2	Dynamic IR-Drop Analysis at Faster-Than-At-Speed Test	161
9.4	IR-Drop Aware Faster-Than-At-Speed Test Technique	164
9.4.1	Pattern Grouping	165
9.4.2	Estimation of Performance Degradation ($\Delta T'_{Gi}$)	167
9.5	Experimental Results	170
9.6	Summary	172
	References	173

10	Introduction to Diagnosis	175
10.1	Introduction	175
10.2	Diagnosis of Combinational Logic	176
10.2.1	Static Fault Diagnosis	176
10.2.2	Dynamic Fault Diagnosis	178
10.2.3	Inject-and-Evaluate Technique	181
10.3	Diagnosis of Scan Chain	185
10.3.1	Preliminary Scan Chain Diagnosis	185
10.3.2	Hardware-Assisted Diagnosis	186
10.3.3	Inject-and-Evaluate Scan Chain Diagnosis	188
10.4	Chip-Level Diagnosis	191
	References	191
11	Diagnosing Noise-Induced SDDs by Using Dynamic SDF	193
11.1	Introduction	193
11.1.1	Techniques for Timing Analysis	193
11.1.2	Prior Work on PSN and Crosstalk	194
11.1.3	Chapter Contents and Organization	194
11.2	IR-Drop Analysis	195
11.3	IR2Delay Database	197
11.3.1	Transition Analysis	197
11.3.2	Driving Strength Analysis	199
11.3.3	Power Voltage-Delay Map	201
11.4	Mixed-Signal Simulation-Based Validation	202
11.4.1	Mixed-Signal Simulation	202
11.4.2	Simulation Results Extraction	204
11.5	Experimental Results on IR2Delay Database Validation	205
11.5.1	Experimental Setup	205
11.5.2	Comparison with Full-Circuit SPICE Simulation	205
11.5.3	Complexity Analysis	207
11.6	Diagnosis for Failure Paths	207
11.7	Experimental Results on Diagnosing IR-Drop SDDs	208
11.7.1	Diagnosis Flow and Experimental Setup	208
11.7.2	Circuit Performance in Presence of IR Drop	209
11.7.3	Failures from IR Drop	209
11.7.4	Timing-Aware IR-Drop Diagnosis	210
11.8	Summary	211
	References	212

Test and Diagnosis for Small-Delay Defects

Tehranipoor, M.; Peng, K.; Chakrabarty, K.

2012, XVIII, 212 p., Hardcover

ISBN: 978-1-4419-8296-4