

Contents

Part I Introduction to Network-on-Chip

1	Communication Centric Design	3
1.1	Communications-Centric Design Concept	3
1.1.1	Multi-Processor System-on-Chip	4
1.1.2	Conventional on-Chip Communication Scheme	4
1.1.3	Emergence of Network-on-Chip	5
1.2	Concept of Network-on-Chip	6
1.3	Layers in a Network-on-Chip Design	6
1.3.1	Physical Layer	7
1.3.2	Network Layer	7
1.3.3	Application Layer	8
1.4	Motivation and Contributions	8
1.4.1	Motivation	9
1.4.2	Contributions	9
1.5	Organization of Book Chapters	11
	References	11
2	Preliminaries	15
2.1	Background Knowledge	15
2.2	Conventional Network-on-Chip Architecture	16
2.3	Conventional Router Architecture	17
2.4	Flow-Control Mechanism	18
2.4.1	Packet-Buffer Flow-Control	19
2.4.2	Wormhole Flow-Control Based Router	19
2.4.3	Virtual-Channel Flow-Control Based Router	20
2.5	Routing and Arbitration Techniques	21
2.5.1	Problem Decomposition	22
2.5.2	State-of-the-Art	22

2.6	Quality-of-Service Control	23
2.6.1	Connection-Oriented Scheme.	24
2.6.2	Connection-Less Scheme	24
2.7	Reliability Design	25
2.7.1	Failure Types in NoC.	25
2.7.2	Reliability Design in NoC.	26
2.8	Energy-Aware Task Scheduling	27
	References	28

Part II Network-on-Chips Design Methodologies Exploration

3	Techniques for High Performance Noc Routing.	35
3.1	NoC Routing Basics	35
3.1.1	Characterization of NoC Routing.	35
3.1.2	Deadlock and Livelock Issues	36
3.1.3	Deadlock-Free Routing Schemes in NoCs.	36
3.2	Turn Model Based Routing Basics	38
3.2.1	Odd-Even Turn Model.	38
3.2.2	Odd-Even Turn-Model Based Routing Algorithm, ROUTE	38
3.2.3	Motivations of our Proposed Turn Model Based Routing Schemes	39
3.3	Proposed Turn-Model Based Fully Adaptive Routing	40
3.3.1	Turn Prohibitions Release	40
3.3.2	Path Prohibitions Release	41
3.3.3	Deadlock Freedom and Livelock Freedom	43
3.3.4	Fault Tolerance Advantage	44
3.3.5	Performance Evaluation	46
3.4	Remarks	49
	References	49
4	Performance-Energy Tradeoffs for Noc Reliability.	51
4.1	Reliability in NoC	51
4.2	State-of-the-Art Reliable NoC	53
4.3	Fault Modeling	54
4.4	Energy Consumption in an NoC Architecture	55
4.4.1	Derivation of Energy Metrics	56
4.4.2	Effect of Retransmission Buffer.	56
4.4.3	Re-Calculation of Energy per Useful Bit	57
4.5	Experimental Results	58
4.5.1	Experiments Setup	58
4.5.2	Error Control Codes used in Experiments	59
4.5.3	Results Analysis	60

4.6	Remarks	65
	References	66
5	Energy-Aware Task Scheduling for Noc-Based DVS System.	69
5.1	Problem Formulation	69
5.1.1	Application and Architecture Specification	70
5.1.2	Generalized Energy-Aware Task Scheduling Problem	71
5.1.3	Dynamic Voltage Scaling	72
5.2	Motivational Example.	73
5.3	Proposed Algorithmic Solution	75
5.3.1	Task Prioritization	76
5.3.2	Task Assignment	77
5.3.3	Power Optimization	78
5.3.4	Re-Scheduling Setup	81
5.4	Experimental Results	84
5.5	Remarks	87
	References	88

Part III Case Study: Bidirectional NoC (BiNoC) Architecture

6	Bidirectional Noc Architecture	91
6.1	Problem Description	91
6.1.1	Motivational Example	92
6.1.2	Channel Bandwidth Utilization	93
6.2	Bidirectional Channel	95
6.2.1	Design Requirements	95
6.2.2	Related Works.	96
6.3	BiNoC: Bidirectional NoC Router Architecture	96
6.3.1	BiNoC Router with Wormhole Flow-Control	96
6.3.2	BiNoC Router with Virtual-Channel Flow-Control.	98
6.3.3	Reconfigurable Input/Output Ports	98
6.3.4	Channel Control Module.	100
6.3.5	Virtual-Channel Allocator.	100
6.3.6	Switch Allocator	101
6.4	Bidirectional Channel Direction Control	102
6.4.1	Inter-Router Transmission Scheme.	102
6.4.2	Bidirectional Channel Routing Direction Control.	103
6.4.3	Resource Contention	106
6.4.4	Packet Ordering.	110
6.4.5	Packet Transmission Interruption	111

6.5	BiNoC Characterization	112
6.5.1	Experiments Setup	113
6.5.2	Synthetic Traffic Analysis.	114
6.5.3	Experiments with Real Applications.	122
6.5.4	Implementation Details in Terms of Area and Power . . .	123
6.5.5	Implementation Overhead	129
6.6	Remarks	133
	References	134
7	Quality-of-Service in BiNoc.	137
7.1	QoS Control in NoC.	137
7.2	Typical Connection-Less QoS Mechanism for NoC	138
7.3	Motivational Example.	138
7.4	QoS Design for BiNoC Router	140
7.4.1	Prioritized VC Management and Inter-Router Arbitration	140
7.4.2	Prioritized Deadlock-Free Routing Restriction.	141
7.5	Inter-Router Transmission Scheme	142
7.6	QoS Design for BiNoC Channel-Direction Control.	143
7.6.1	High-Priority FSM Operations.	144
7.6.2	Low-Priority FSM Operations	146
7.7	Performance Evaluation	146
7.7.1	Comparison Between BiNoC_QoS and BiNoC_4VC . . .	147
7.7.2	Comparison Between BiNoC_QoS and NoC_QoS	149
7.7.3	Analysis of Prioritized Routing	149
7.7.4	Analysis of Consumption Rate	152
7.7.5	Comparison Between GS and BE Traffics	153
7.8	Remarks	155
	References	155
8	Fault Tolerance in BiNoC.	157
8.1	Problem and Motivation	157
8.2	Fault-Tolerance Basics	158
8.2.1	Fault Types in NoCs	158
8.2.2	Fault-Tolerance in NoCs.	158
8.2.3	Bidirectional Channels in NoCs.	159
8.2.4	Problems of Existing Fault-Tolerant Schemes	159
8.2.5	Methodology of our Proposed Scheme	160
8.3	Proposed Bi-Directional Fault-Tolerant NoC Architecture.	160
8.3.1	Bidirectional Channels	161
8.3.2	Bidirectional Router Architecture.	161
8.3.3	Channel Direction Change Handshaking.	162

8.3.4	Fault-Tolerance Control Procedure	163
8.3.5	In-Router Deadlock and its Solution.	164
8.3.6	Failure Rate Enhancement	165
8.3.7	Reliability Enhancement	166
8.4	Experimental Results	167
8.4.1	Experiments with Synthetic Traffics.	167
8.4.2	Experiments with Real Traffics	169
8.4.3	Implementation Overhead	170
8.5	Remarks	170
	References	170
9	Energy-Aware Application Mapping for BiNoC.	173
9.1	Preliminaries	173
9.1.1	Task and Communication Scheduling.	174
9.1.2	Communication Model of BiNoC Architecture	174
9.2	Motivational Example.	176
9.3	Task and Communication Scheduling for BiNoC.	177
9.3.1	Communication Model and Traffic on BiNoC.	178
9.3.2	Performance Refinement Process	181
9.3.3	Self-Study and Sieve Framework.	185
9.4	Proposed Power Optimization Solution	187
9.4.1	Coarse-Grained Power Optimization.	187
9.4.2	Fine-Grained Power Optimization	187
9.4.3	Proposed Power-Efficient Scheduling.	188
9.5	Experimental Results	189
9.6	Remarks	191
	References	191
10	Concluding Remarks	193
	Appendix A: Simulation Environment	195
	Appendix B: Performance Metrics.	199
	Index	201

Reconfigurable Networks-on-Chip

Chen, S.-J.; Ying-Cherng, L.; Tsai, W.-C.; Hu, Y.-H.

2012, XIV, 206 p., Hardcover

ISBN: 978-1-4419-9340-3