

Table of Contents

1	Introduction	1
1.1	Overview of Wireless Standards and Mobile Systems	4
1.1.1	Towards 4G Mobile Terminals	5
1.1.2	Circuits and Systems for 4G: Challenges and Innovations	8
1.2	Multi-Standard Wireless Transceivers	10
1.3	Flexible CMOS Analog Baseband Circuits for 4G Telecom	14
1.3.1	Channel Selection	15
1.3.2	Programmable Baseband Filtering	16
1.4	Reconfigurable ADCs for SDR-Based Mobile Terminals	17
2	$\Sigma\Delta$ ADCs: Basic Concepts, Topologies and State of the Art	23
2.1	Fundamentals of the A/D Conversion	24
2.1.1	Sampling	25
2.1.2	Quantization	25
2.1.3	White Noise Approximation of Quantization Error	26
2.1.4	Oversampling	27
2.1.5	Quantization Noise Shaping	28
2.2	Basics of $\Sigma\Delta$ A/D Converters	29
2.2.1	Signal Processing in a $\Sigma\Delta$ Modulator	31
2.2.2	Performance Metrics of $\Sigma\Delta$ Modulators	32
2.2.3	Ideal Performance of $\Sigma\Delta$ Modulators	34
2.3	Classification of $\Sigma\Delta$ Modulators	35
2.4	Single-Loop $\Sigma\Delta$ Architectures	35
2.4.1	Second-Order $\Sigma\Delta$ Modulator	36
2.4.2	High-Order $\Sigma\Delta$ Modulators	37
2.5	Cascade $\Sigma\Delta$ Architectures	42
2.6	Multi-bit $\Sigma\Delta$ Architectures	47
2.6.1	Impact of DAC Non-linearities	47
2.6.2	Dynamic Element Matching	49
2.6.3	Dual-Quantization Techniques	50

2.7	State of the Art in $\Sigma\Delta$ ADCs	54
2.8	Summary	57
3	New $\Sigma\Delta$ Cascade Modulators for the Next Generation of Wireless Telecom	59
3.1	Strategies for Efficient Cascade $\Sigma\Delta$ Ms in Multi-Mode Applications	59
3.1.1	Modulator Order Reconfiguration and Concurrency	60
3.1.2	Expandable Cascade $\Sigma\Delta$ Ms	62
3.1.3	Unity-STF Cascade Architectures	65
3.1.4	Previously Reported Resonance-Based $\Sigma\Delta$ Ms	69
3.1.5	SMASH Architectures	72
3.2	Novel Cascade Architectures Based on Previous Strategies	74
3.2.1	Proposed Resonance-Based Architectures	75
3.2.2	Novel Unity-STF SMASH-Based Architecture	86
3.2.3	Novel SMASH $\Sigma\Delta$ Ms with Resonance	92
3.3	Practical Timing Issues of the Novel Architectures	97
3.3.1	Implementation and Timing of USTF $\Sigma\Delta$ Ms	98
3.3.2	Timing Problems in Unity-STF Cascade $\Sigma\Delta$ Ms	101
3.3.3	Alternative SMASH- and Resonance-Based Architectures	103
3.4	Summary	108
4	A 130-nm CMOS Reconfigurable 2-1-1 Cascade SC $\Sigma\Delta$M for GSM/BT/UMTS	111
4.1	Receiver Considerations and ADC Specifications	112
4.2	Selection of the Modulator Architecture	115
4.2.1	Expandable $\Sigma\Delta$ Cascade Architecture	116
4.2.2	Exploration of $\Sigma\Delta$ Cascade Candidates	117
4.2.3	Final Modulator Architecture Selection	121
4.3	SC Implementation of the Reconfigurable $\Sigma\Delta$ Modulator	122
4.4	Electrical Design of the Modulator Blocks	126
4.4.1	Amplifiers	126
4.4.2	Capacitors	128
4.4.3	Switches	130
4.4.4	Comparators	131
4.4.5	Multi-bit Quantizer	132
4.4.6	Auxiliary Blocks	133
4.4.7	Complete Modulator Simulation Results	139
4.5	Layout and Area Distribution	141
4.6	Experimental Results	143
4.7	Summary	149

5	A 1.2-V 90-nm CMOS Reconfigurable 2-2 Cascade SC $\Sigma\Delta$M for GSM/BT/GPS/UMTS/DVB-H/WiMAX	151
5.1	Modulator Architecture	152
5.1.1	Architecture Selection	152
5.1.2	System-Level Parameters	154
5.1.3	Modulator In-Loop Coefficients	155
5.1.4	Initial Modulator Sizing	160
5.2	SC Implementation and Related Issues	161
5.2.1	Practical Implementation of Analog Adders	163
5.2.2	Timing	167
5.2.3	High-Level Synthesis	168
5.3	Electrical Design of the Building Blocks	169
5.3.1	Amplifiers	169
5.3.2	Capacitors	176
5.3.3	Switches	177
5.3.4	Comparators	179
5.3.5	A/D/A Conversion	183
5.3.6	Clock Phase Generator	185
5.3.7	Bias Current Adaptation	188
5.3.8	Common-Mode Generation	188
5.4	Layout and Prototyping	189
5.4.1	PCB	191
5.5	Experimental Results	194
5.5.1	Timing Capturing Issue	194
5.5.2	Test Set-Up and Experimental Results	195
5.6	Summary	198
6	A 1.2-V 90-nm CMOS Adaptive Concurrent Resonance-Based 2-2-2 Cascade $\Sigma\Delta$M for SDR	201
6.1	Architecture and Strategies for Flexibility	202
6.1.1	Architecture	202
6.1.2	Modulator Order Reconfigurability and Concurrency	204
6.1.3	Resonance Strategies	205
6.1.4	Summary of All Flexible Strategies	207
6.2	SC Implementation	207
6.3	Implementation of Reconfiguration Strategies at Circuit Level	210
6.3.1	Adaptability and Concurrency at Circuit Level	211
6.3.2	Implementation of Resonance Reconfiguration	216
6.3.3	Implementation of Multi-rating	217
6.3.4	Control Signals Generation	219
6.4	Electrical Design: Reuse and Improvements of Previously Designed Building Blocks	223
6.4.1	Amplifiers	223
6.4.2	Comparators	227

6.4.3	Switches	229
6.4.4	Clock Phase Generators	230
6.4.5	DAC and ROM	232
6.5	Layout, PCB and Test Set-up	233
6.5.1	Layout	234
6.5.2	PCB	238
6.5.3	Test Set-up	241
6.6	Experimental Results	241
6.6.1	Reconfiguration of the Internal Quantization	242
6.6.2	Adjustable Modulator Order	242
6.6.3	Concurrency	243
6.6.4	Adaptive Biasing	245
6.7	Summary	246
7	Performance of the Prototypes and Comparison with the State of the Art	247
7.1	Performance of the Designed Prototypes	247
7.2	Comparison with the State of the Art	250
	Appendix A Study of Optimum Resonation	255
	Appendix B Design of Electrical Blocks for the Practical Implementation of SMASH $\Sigma\Delta$Ms	263
	References	271
	Index	283

Nanometer CMOS Sigma-Delta Modulators for Software
Defined Radio

Morgado, A.; del Río, R.; de la Rosa, J.M.

2012, XVIII, 288 p., Hardcover

ISBN: 978-1-4614-0036-3