

Contents

1	In the Beginning...There Were No Standards	1
1.1	Edward Orange Wildman Whitehouse's Career Move	1
1.1.1	Semiconductor Night	2
1.1.2	Semiconductor Dawn	2
1.2	The Tyranny of Numbers	3
1.2.1	Integrated Circuit Conception	3
1.2.2	Integrated Circuit Reception	4
1.2.3	Mark Twain Meets William Ford Gibson	5
1.3	Introducing the Open Core Protocol™ (OCP).....	5
1.3.1	OCP Interfaces	6
1.4	OCP Wires to Transactions	7
1.4.1	Point-to-Point Synchronous Interface	7
1.4.2	Bus Independence	7
1.4.3	Commands.....	8
1.4.4	Address/Data	8
1.4.5	Pipelining	9
1.4.6	Independent Response.....	9
1.4.7	Burst	9
1.4.8	In-band Information	9
1.4.9	Tags	9
1.4.10	Threads.....	10
1.4.11	Threads and Connections	10
1.4.12	Interrupts, Errors, and Other Sideband Signaling	10
1.5	George Santayana's Parting Warning.....	11
2	OCP Training Wheels.....	13
2.1	Simplistic OCP Write	13
2.2	The OCP RTL Configuration File.....	15
2.3	Deriving the OCP Clock	15
2.4	Derived OCP Clock Advantages.....	16

2.5	Clock Cycle Signal Timing	17
2.6	OCP Commands.....	19
3	OCP Write Operations	21
3.1	Posted Write Illustrating SCmndAccept Request Handshake Command Pacing	21
3.1.1	Sequence Description by Time Point	21
3.2	Non-Posted Write with Response Enabled	22
3.2.1	Sequence Description by Time Point	24
3.3	Non-posted Write with Commit Response	24
3.3.1	Sequence Description by Time Point	25
3.4	Posted Write with the Datahandshake Extension	25
3.4.1	Sequence Description by Time Point	26
4	OCP Signals and Signal Groupings.....	29
4.1	OCP Signals	29
4.2	The Five OCP Dataflow Subgroupings.....	30
4.2.1	Dataflow Basic Signals.....	30
4.2.2	Dataflow Simple Extensions	33
5	Basic Signal Burst Extensions.....	37
5.1	Burst Extensions Overview	37
5.2	Simple Precise Posted Write Burst Example	38
5.2.1	Sequence Description by Time Point	38
5.3	OCP Single-Request/Multiple-Data Burst Write Example.....	39
5.3.1	Sequence Description by Time Point	40
5.4	Burst Address Sequences.....	44
5.5	Address Sequences.....	45
5.6	Burst Length, Precise, and Imprecise Burst Guidelines	47
5.6.1	Constant Burst Signals	48
5.6.2	Atomicity.....	48
5.6.3	Single Request/Multiple Data Bursts (Packets)	48
5.6.4	MReqLast, MDataLast, SRespLast.....	49
5.6.5	MReqRowLast, MDataRowLast, SRespRowLast	49
5.6.6	Single Request, Multiple Data Bursts for Reads and Writes.....	50
5.6.7	Unit of Atomicity	51
5.6.8	Burst Framing with All Transfer Phases	51
6	Read Timing Diagrams.....	53
6.1	Simple Read Transfer.....	53
6.1.1	Sequence Description by Time Point	53
6.2	Request Handshake and Separate Response	54
6.2.1	Sequence Description by Time Point	54
6.3	Non-pipelined Multiple Read Sequence	55
6.3.1	Sequence Description by Time Point	55

6.4	Pipelined Multiple Read Requests and Responses	56
6.4.1	Sequence Description by Time Point	56
6.5	Read Response Accept.....	57
6.5.1	Sequence Description by Time Point	58
6.6	Incrementing Precise Burst Read.....	59
6.6.1	Sequence Description by Time Point	59
6.7	Incrementing Imprecise Burst Read.....	60
6.7.1	Sequence Description by Time Point	60
6.8	Precise Wrapping Burst Read	62
6.8.1	Sequence Description by Time Point	62
6.9	Incrementing Burst Read with IDLE Request Cycle	63
6.9.1	Sequence Description by Time Point	63
6.10	Incrementing Burst Read with NULL Response Cycle.....	65
6.10.1	Sequence Description by Time Point	65
6.11	Single Request Burst Read.....	66
6.11.1	Sequence Description by Time Point	66
6.12	2-Dimensional Block Read	67
6.12.1	Sequence Description by Time Point	68
7	OCP Tags, Threads, and Connections.....	71
7.1	Tags	71
7.2	Tag Ordering Restrictions	71
7.3	Tagged Reads	72
7.3.1	Sequence Description by Time Point	72
7.4	Tagged Bursts.....	74
7.4.1	Sequence Description by Time Point	74
7.5	Threaded Read	75
7.5.1	Sequence Description by Time Point	75
7.6	Threads and Connections	76
7.7	Threaded Read with Thread Busy.....	77
7.7.1	Sequence Description by Time Point	77
7.8	Threaded Read with Thread Busy Exact	78
7.8.1	Sequence Description by Time Point	79
7.9	Threaded Read with Pipelined Thread Busy	79
7.9.1	Sequence Description by Time Point	80
7.10	Tag Extensions	81
7.11	Thread Extensions.....	82
8	OCP Signal Groups and Phases.....	85
8.1	OCP Signals	85
8.2	OCP Data Transfer Phase Considerations	86
8.3	Dataflow Signal Groups	86
8.4	Signal Group Considerations	87
8.4.1	Signal “Don’t Care” States.....	89
8.4.2	Phase Duration	89
8.4.3	Transfer Phases.....	91

8.5	Phase Ordering Within Transfers	92
8.6	Phase Ordering Between Transfers	93
8.7	The MThreadBusy, SDataThreadBusy, and SThreadBusy Ungrouped Signals	93
8.8	Transfer Effects	95
8.9	Transaction Completion and Commitment	96
9	OCP Coherence Extensions: Theory of Operation	97
9.1	Introduction	97
9.2	Cache Coherence	98
9.3	Local View Versus System View	98
9.4	Coherent System Transactions	99
9.5	Cache Line and Cache States	99
9.6	Three Hop and Four Hop Protocols	100
9.7	Coherent Address Space	100
9.8	Entities and Ports	101
9.9	Commands	102
9.10	Self Intervention and Serialization	103
9.11	Interconnect or Bridge Agent	104
9.12	Port Characteristics	104
9.13	Master Models	107
9.13.1	Coherent Master	107
9.13.2	Coherence-Aware Master	109
9.13.3	Legacy Master	109
9.14	Slave Models	109
9.14.1	Coherent Slave: Directory Based	109
9.14.2	Coherent Slave: Snoop Based	111
9.14.3	Legacy Slave	112
9.15	Multi-threading and Tags	112
9.16	Burst Support	113
9.17	Memory Consistency	113
9.18	Race Condition, Deadlock, Livelock, and Starvation	113
9.19	Heterogeneous Coherence System	114
10	OCP Coherence Extensions: Signals and Encodings	117
10.1	Definitions	117
10.1.1	New Transaction Types	117
10.2	Main Port: Parameters, Signals, and Encodings	118
10.2.1	Introduction	118
10.2.2	Main Port Parameters	119
10.2.3	Signals and Encodings	120
10.2.4	Transfer Effects	127
10.3	Intervention Port Parameters, Signals, and Encodings	130
10.3.1	Intervention Port Introduction	130
10.3.2	Intervention Port Parameters	132

10.3.3	Intervention Port Signals and Encodings.....	133
10.3.4	Signal Groups	138
10.3.5	Transfer Phases	138
10.3.6	Phase Ordering Within a Transfer	140
10.3.7	Transfer Effects.....	140
11	OCP Coherence Extensions Timing Diagrams	141
11.1	Transfer Without Data Phase, intport_split_tranx=0	141
11.1.1	Sequence Description by Time Point.....	141
11.2	Transfer with Data Phase, intport_split_tranx=0	141
11.2.1	Sequence Description by Time Point.....	142
11.3	Transfer with Data Phase, intport_split_tranx=1	143
11.3.1	Sequence Description by Time Point.....	144
11.4	Transfer with Data Phase Delayed by MdataAccept, intport_split_tranx=1	145
11.4.1	Sequence Description by Time Point.....	145
11.5	Transfer with Data Phase Delayed by SDataValid, intport_split_tranx=1	146
11.5.1	Sequence Description by Time Point.....	147
11.6	Overlapped Transactions.....	149
11.6.1	Sequence Description by Time Point.....	149
12	Benchmarking Network-on-Chip (NoC) Designs	151
12.1	Introduction	151
12.2	Goals and Background	152
12.3	Chosen Benchmarking Methodology.....	154
12.3.1	Operation	155
12.3.2	Interface	155
12.3.3	Usage	156
12.4	Summary Report	156
12.5	Traffic Models	157
12.6	Metrics.....	157
12.7	Conclusions	158
	References	158
	Index.....	161



<http://www.springer.com/978-1-4614-0102-5>

Introduction to Open Core Protocol

Fastpath to System-on-Chip Design

Schwaderer, W.D.

2012, XVI, 164 p., Hardcover

ISBN: 978-1-4614-0102-5