

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Why Networks-on-Chip?	2
1.2	Reliability, Availability and Serviceability in NoC-Based SoCs	7
	References	9
<b>2</b>	<b>NoC Basics</b>	<b>11</b>
2.1	NoC Structure and Design Space	11
2.1.1	Links	12
2.1.2	Routers	12
2.1.3	Network Interface	16
2.2	NoC Performance Parameters	17
2.3	NoC Topologies	17
2.4	Quality of Service	21
2.5	Industrial and Academic NoCs	21
	References	23
<b>3</b>	<b>Systems-on-Chip Testing</b>	<b>25</b>
3.1	Test Basics	25
3.1.1	Fault Modeling	26
3.1.2	Fault Simulation	27
3.1.3	Automatic Test Pattern Generation	28
3.1.4	Design for Test	28
3.2	SoC Testing Requirements	34
3.2.1	Core Test Requirements	34
3.2.2	Interconnection Requirements	35
3.2.3	System Requirements	36
3.3	SoC Testing Approaches	36
3.3.1	Conceptual Test Architecture	37
3.3.2	Test Access Mechanism Definition	38

3.3.3	Test Scheduling Definition.....	45
3.3.4	Test Planning.....	47
3.4	Test Standard Initiatives.....	48
3.4.1	IEEE Standards 1500 and 1450.6.....	48
3.5	SoC Test Benchmarks.....	50
3.6	On the Applicability of Standard SoC Test Strategies in NoC-Based Systems.....	51
	References.....	53
<b>4</b>	<b>NoC Reuse for SoC Modular Testing.....</b>	<b>59</b>
4.1	Basic NoC Reuse Model.....	59
4.1.1	Test Packets.....	60
4.1.2	Network Interface and Test Wrapper.....	62
4.1.3	Interface with External Tester.....	65
4.2	Preemptive Test Scheduling.....	66
4.2.1	Power-Aware Test Scheduling.....	72
4.3	Non-preemptive Test Scheduling.....	77
4.4	Multi-constrained Test Scheduling.....	81
	References.....	83
<b>5</b>	<b>Advanced Approaches for NoC Reuse.....</b>	<b>85</b>
5.1	Efficient Channel Utilization.....	85
5.2	Wrapper Design for NoC Reuse.....	93
5.3	ATE Wrapper for NoC Reuse.....	98
5.4	Test Scheduling for BE NoCs.....	101
5.4.1	Creating the Initial Solution.....	104
5.4.2	BottomUp Optimization.....	106
5.4.3	TopDown Optimization.....	108
5.4.4	Reshuffle Optimization.....	110
5.4.5	Implementation of the Defined Test Architecture.....	111
5.5	Discussion.....	112
	References.....	112
<b>6</b>	<b>Test and Diagnosis of Routers.....</b>	<b>115</b>
6.1	Introduction.....	115
6.2	Testing the Network Interfaces.....	116
6.3	Testing the Routers.....	116
6.3.1	Structural-Based Strategies.....	117
6.3.2	Functional-Based Strategies.....	122
6.4	Comparing the Approaches.....	127
6.5	Concluding Remarks.....	130
	References.....	131
<b>7</b>	<b>Test and Diagnosis of Communication Channels.....</b>	<b>133</b>
7.1	Introduction.....	133
7.2	Testing the Communication Channels.....	134
7.2.1	Structural-Based Strategies.....	134
7.2.2	Functional-Based Strategies.....	138

7.3	Comparing the Approaches.....	149
7.4	Concluding Remarks.....	152
	References.....	153
<b>8</b>	<b>Error Control Coding and Retransmission .....</b>	<b>155</b>
8.1	Introduction.....	155
8.2	Joint Information and Time Redundancy.....	157
8.3	Joint Information, Time, and Space Redundancy .....	160
8.4	Joint Error Control Coding and Crosstalk Avoidance Codes .....	165
8.5	Comparing the Approaches.....	168
8.6	Discussion.....	172
	References.....	173
<b>9</b>	<b>Error Location and Reconfiguration .....</b>	<b>175</b>
9.1	Introduction.....	175
9.2	Fault Location .....	177
9.3	Reconfiguration.....	180
9.4	Comparing the Approaches.....	184
	9.4.1 Fault Detection and Location Methods.....	185
	9.4.2 Fault Reconfiguration Methods .....	188
9.5	Discussion and Directions for Future Work.....	190
	References.....	192
<b>10</b>	<b>Concluding Remarks .....</b>	<b>195</b>
10.1	Networks-on-Chip, Testing, and Reliability as Key Challenges Towards Many-Core Systems .....	195
10.2	Network-on-Chip Testing .....	196
10.3	Testing Network-on-Chip Based Systems .....	197
10.4	Fault Tolerance for Network-on-Chip Based Systems.....	198
10.5	Network-on-Chip RAS in Emerging Technologies .....	199
10.6	Final Remarks .....	199
	References.....	199
	<b>Index.....</b>	<b>201</b>

Reliability, Availability and Serviceability of  
Networks-on-Chip

Cota, É.; de Moraes Amory, A.; Soares Lubaszewski, M.

2012, XIII, 209 p., Hardcover

ISBN: 978-1-4614-0790-4