

# Contents

- 1 Introduction** ..... 1
  - 1.1 Overview ..... 1
  - 1.2 Chapter Organization ..... 4
- 2 Time-Interleaved ADCs** ..... 5
  - 2.1 Modeling the Time-Interleaved ADC ..... 5
    - 2.1.1 Frequency Domain Analysis ..... 7
  - 2.2 The Effect of Time-Varying Errors ..... 10
    - 2.2.1 Frequency Domain Analysis ..... 10
  - 2.3 Quantitative Error Analysis ..... 14
    - 2.3.1 Error Analysis Method ..... 15
    - 2.3.2 Impact of Offset ..... 18
    - 2.3.3 Impact of Gain ..... 18
    - 2.3.4 Impact of Timing Skew ..... 19
    - 2.3.5 Simulation Examples ..... 23
  - 2.4 Summary ..... 30
- 3 Mitigation of Timing Skew** ..... 31
  - 3.1 Bounds on Timing Skew ..... 31
  - 3.2 Sources of Timing Skew ..... 32
    - 3.2.1 Transistor Variations..... 32
    - 3.2.2 Trace and Load Variations ..... 33
    - 3.2.3 Cumulative Effects of Variations ..... 34
  - 3.3 Timing Skew Mitigation ..... 35
  - 3.4 Background Timing Skew Calibration ..... 38
    - 3.4.1 Calculating the Correlation ..... 39
    - 3.4.2 Maximizing the Correlation ..... 40
    - 3.4.3 Simplifying the Algorithm ..... 40
    - 3.4.4 Calibrating All the Sub-ADCs ..... 43
  - 3.5 Algorithmic Behavior ..... 45
    - 3.5.1 Convergence Speed ..... 46

3.5.2	Conditions on Input Signal .....	49
3.5.3	Effect of Quantization .....	50
3.6	Summary .....	51
<b>4</b>	<b>Architecture Optimization .....</b>	<b>53</b>
4.1	Power Dissipation.....	53
4.1.1	Dynamic Comparator First-Order Model .....	54
4.1.2	Dynamic Comparator Power .....	56
4.2	First-Order Optimization Framework.....	57
4.2.1	Performance Limits.....	58
4.2.2	Optimization Analysis.....	58
4.3	A Circuit-Oriented Optimization Approach .....	62
4.4	Summary .....	63
<b>5</b>	<b>Circuit Design.....</b>	<b>65</b>
5.1	The Sub-ADC .....	65
5.1.1	Bootstrapped Track-and-Hold .....	65
5.1.2	Comparator Design .....	69
5.1.3	Resistor Ladder .....	73
5.1.4	Wallace Encoder .....	73
5.2	The Delay Line.....	74
5.2.1	The Delay Cell.....	75
5.2.2	Cascaded Delay Cells .....	76
5.3	Phase Generator.....	77
5.4	Output Buffers .....	77
5.4.1	Level Converter .....	78
5.4.2	LVDS Driver .....	78
5.5	Summary .....	79
<b>6</b>	<b>Measurement Results .....</b>	<b>81</b>
6.1	Test Setup .....	81
6.1.1	Device Under Test .....	81
6.1.2	Printed Circuit Board .....	81
6.1.3	Data Capture Cards .....	83
6.1.4	Computer.....	83
6.2	ADC Measurement Results .....	84
6.2.1	Static Performance .....	84
6.2.2	Timing Skew Calibration.....	84
6.2.3	Dynamic Performance.....	88
6.2.4	Performance Summary .....	89
6.2.5	Comparisons .....	90
6.3	Summary .....	92
<b>7</b>	<b>Conclusion .....</b>	<b>93</b>
7.1	Summary .....	93
7.2	Future Work .....	94

- A Wide-Sense Cyclostationary Signals ..... 95**
  - A.1 WSCS Example ..... 96
- B Comparator Power Model ..... 99**
- C Optimizing a Transistor-Level Comparator ..... 105**
- D Comparator Skew ..... 109**
- E Calculating Residual Timing Errors ..... 113**
  - E.1 Residual Timing Skew ..... 113
  - E.2 Estimated Jitter ..... 114
- References ..... 115**
- Index ..... 121**

Background Calibration of Time-Interleaved Data  
Converters

El-Chammas, M.; Murmann, B.

2012, XX, 124 p., Hardcover

ISBN: 978-1-4614-1510-7